

ECEN2350 Digital Logic - Project 1

Priyanka Makin
Savio Tran

03/05/2017

Introduction

Project 1 was a good introductory project to using Verilog Hardware Design Language. We explored coding arithmetic, logical, and comparison modules. For this, we had to learn how to derive logical equations, decide inputs and outputs, and assign wires and output registers. Also, we had to learn the syntax for writing continuous and procedural assignments, “always”, “genvar” (which involve “for” statements), and “if” statements.

This project has 12 different functions sorted into three main categories. The Arithmetic module includes add, subtract, multiply by two, and divide by two operations. The operations for the Logical module are AND, OR, XOR, and NOT. The Comparison module operations are Equal to , Greater than, Less than, and Max value. The two buttons, Key1 and Key0 on the DE10-Lite select the module and Switches 8 and 9 select between the operations within a module. Figures 1 through 4 below show a block diagram representation of our project.




Figure 1: Project1_top block diagram




Figure 2: arithmetic.v block diagram




Figure 3: logical.v block diagram




Figure 4: Compare2.v block diagram

How we encoded the modes in this project can be seen below in Table 1. Once again, the buttons Key0 and Key1 specifies the module and Switch8 and Switch9 specify the operation within the module. This scheme has room for one more major category, Magic, that we did not complete.

	Key 1	Key 0	Switch 9	Switch 8
Arithmetic	0	0	N/A	N/A
Add	0	0	0	0
Subtract	0	0	1	0
Multiply	0	0	0	1
Divide	0	0	1	1
Logical	1	0	N/A	N/A
And	1	0	0	0
Or	1	0	1	0
Exor	1	0	0	1
Not	1	0	1	1
Comparison	0	1	N/A	N/A
Equal	0	1	0	0
Greater Than	0	1	1	0
Less Than	0	1	0	1
Max	0	1	1	1
Magic	1	1	N/A	N/A

Table 1: Mode Encoding

So, for example, if Keys 1 and 0 are both pressed, the output would be in Arithmetic mode. Then, if switch 9 is up and switch 8 is down, the output of Arithmetic Subtract will appear on the 7 segment display. So, if a button is held down, then Key = 0, and if a switch is up, then Switch = 1.

Each of these modes take in either 2 4-bit inputs X and Y, or 1 8 bit input, W. The values of these inputs are determined with switches 7 through 0. Y is made up of Switches [7:4] while X is made up of switches [3:0]. An 8 bit input W is the concatenation of Y and X, or Switches [7:0]. Looking at the board, these bits can be read from most significant bit on the left to the least significant bit to the right. So, the most significant bit of X would be the value of Switch[3], and the least significant bit of Y would be the value of Switch[4]. In the case of W, the most significant bit would be the value of Switch[7], and the least significant bit of W would be the value of Switch[0]. Figure 5 is a visual representation of how we configured the DE10-Lite's peripherals.




Figure 5: DE10-Lite peripheral configuration

For further clarity, if the switches have the following values shown in Table 2, X would have a value of 0b1101, Y would have a value of 0b0001, and W would have a value of 0b11010001.

Switch	Sw 7	Sw 6	Sw 5	Sw 4	Sw 3	Sw 2	Sw 1	Sw 0
Up/Down	Up	Up	Down	Up	Down	Down	Down	Up
Binary Value	1	1	0	1	0	0	0	1

Table 2: Example Switch Encoding

The outputs of all the modes are represented in hexadecimal on the seven segment display with the exception of the extra carry out or borrow bits in Arithmetic mode. The Arithmetic module displays the output on the seven segment display, and if there is a carry bit or borrow bit, LED 9 turns on. If the carry bit is equal to 0, the LED turns off.

Lab Procedure/Results

Multiplexer Modules

This project uses 3 different multiplexer modules. The first is a 2-1 multiplexer module that takes in a selector and two inputs, and outputs one of the inputs. This is done with a continuous assignment of $(x \& \text{selector}) | (y \& \text{selector})$. This multiplexer is only used in the comparison module to find the maximum value.

The next multiplexer module is 4-1 which will be referred to as one bit multiplexer in this report. This takes in four one bit inputs as well as a two-bit selector input. It outputs one bit. This was done using a continuous assignment. So, the multiplexer takes inputs a, b, c, and d, with selectors s1 and s2. Each of the inputs is anded with either s_1s_2 , $\sim s_1s_2$, $s_1\sim s_2$, or $\sim s_1\sim s_2$. So, the output will hold the value of one of the four inputs a, b, c, or d. The values of the two selectors determine the output.

The last multiplexer module takes in 4, eight-bit vectors and a two-bit selector. This will output one eight-bit vector. The module uses “generate” and a “for loop” to instantiate the 4-1, one-bit multiplexer 8 times. So, this module essentially creates eight 4-1 multiplexers. All of them take in the same selectors. Each time the for loop runs, it instantiates a multiplexer with bits $a[i]$, $b[i]$, $c[i]$, and $d[i]$ as inputs, so that each wire is taken into account.

Arithmetic Module

Arithmetic mode consists of four functions: add, subtract, multiply by two, and divide by two. The add and subtract operations both take two four bit numbers, performs an operation on them, and then outputs a four bit number with a carry. Our code concatenates this four bit number with four zeros so that it can be put through the eight-bit multiplexer, to choose between operations, and represented on the HEXB seven segment display.

Arithmetic Add

Add takes two 4 bit numbers, X and Y and adds them. The seven segment display shows the first four bits of the sum as one hexadecimal digit, and uses the LED to represent a carry out bit. The ripple carry adder works using a full adder module that is instantiated multiple times using a generate loop. Each adder takes the previous adder’s carry out as a carry in value. Below, Figure 6 shows the summation of $X = 0xA$ and $Y = 0x7$. The output would be a $0x11$, but since only 4 bits are accounted for, the output is a 1 and the carry out light is on.




Figure 6: Test output arithmetic add

Arithmetic Subtract

Arithmetic Subtract takes the difference X-Y. Like Arithmetic add, this is a ripple subtractor. It uses a full subtractor module, and in the Arithmetic module, the Subtractor operation is instantiated multiple times using the previous Subtractor's borrow out as a borrow in. The LED turns on for a borrow out. Figure 7 shows Arithmetic Subtract taking the difference of 0xA - 0x7, which should be 3, no borrow needed.




Figure 7: Test output arithmetic subtract

Arithmetic Multiply

Arithmetic Multiply uses bit shifting to multiply by 2. Multiplying by 2 takes the input W, and performs 1 left bitshift. The MSB of W becomes the carry out, so if W[7] was 1, then the LED turns on. In this case, the carry out means that the next most significant bit would have the value of the carry out if there was space for it. Below in, Figure 8, is the Arithmetic Multiply with an input W = 0xA7. So, W = 167 in decimal, and $167 \times 2 = 334$, which is 0x14E, so the output of 0x4E with the carry light is agrees with the solution.




Figure 8: Test output for arithmetic multiply

Arithmetic Divide

Arithmetic divide divides W by 2 using 1 right bitshift. The remainder is equal to the LSB lost in the bitshift. So, W[0] is the remainder. Below is an example of the divide mode with an input of W = 0xA7 = 0b10100111 = 0d167. Then, W / 2 = 0b01010011 = 0d83 = 0x53 with a carry out of the one bit shifted off.




Figure 9: Test output for arithmetic divide

Logical Module

The Logical module also has four main operations: AND, OR, XOR, and NOT. For the first three operations, AND, OR, and XOR, four bit numbers X and Y are operated on. Their output is also a four bit number. Because of this, we have to concatenate four zeros to the four bit output so that the total is eight bits. The NOT operation takes an input of eight bits and inverts them. Since all the operations yield an eight bit number, a multiplexer can be applied to choose between them.

Logical AND

Logical AND does a bitwise AND of two four bit numbers, X and Y. This is done in verilog with continuous assignment of the equation $x[3:0] \& y[3:0]$. Below, in Figure 10 is an example of Logical AND with inputs X = 0xA and Y= 0x7. 0b1010 & 0b0111 should and to 0b0010, which is 0x2. This agrees with the board's output.




Figure 10: Test output for logical AND

Logical OR

Logical OR works in a similar way as Logical And. It also uses a continuous assignment, only the inputs X and Y are OR'd together. So, the output is assigned to equal $x[3:0] \mid y[3:0]$. Below is an example with inputs $X = 0xA$ and $Y = 0x7$. $0b1010 \mid 0b0111 = 0b1111$, which is $0xF$, which agrees with the board's output.




Figure 11: Test output for logical OR

Logical XOR

Logical XOR is also a continuous assignment. The inputs X and Y are XOR'd together using the carrot symbol. So, the output is assigned to equal $x[3:0] \wedge y[3:0]$. Below is an example with inputs $X = 0xA = 0b1010$ and $Y = 0x7 = 0b0111$. Thus, X and Y XOR'd with each other becomes $0b1101 = 0xD$.




Figure 12: Test output for logical XOR

Logical NOT

Logical NOT takes an eight bit input W and inverts each bit. That is done with a continuous assignment where the output is equal to $\sim W[7:0]$. Below is an example of Logical NOT with an input of $W = 0x A7$. $W = 0b10100111$, so $\sim W = 0b01011000$, which is 0x58, which agrees with the board's output.




Figure 13: Test output for logical NOT

Comparison Module

This module has functions equal, greater than, less than, and maximum. Coding this module went a bit differently because we had to use registers and procedural assignment. Within an always block, if statements are used to assign values to these registers. If $X > Y$, then greater = 1 while equal and less are set to 0. Similarly, if $X = Y$, equal is set to 1 while greater and less are set to 0. Finally, if $X < Y$, then less is set to 1 while equal and greater are set to 0. Eight wires are created for Greater than mode, Less than Mode, and Equal Mode. Since each of these will only display a logical 1 or 0 on the sevens segment display, their outputs only need one bit. Therefore, wires[7:1] are set to zero. Then, wire[0] is assigned to the value of its corresponding register. So, for example, wire_greater[0] is assigned to equal the register greater. Then, the eight wires in each of these mode are passed into an eight-bit 4-1 multiplexer. Max needs to output a four-bit value, so maxwire[7:4] are set to zero, and max[3:0] will be set as seen below. Each of these modes has eight wires in a vector that pass into the eight-bit mux. This is the output of the comparison module.

Comparison Equal

As said above, for the equal wire, Cequal, Cequal[7:1] are set to zero. Cequal[0] is assigned to the value of the register, equal. Below is an example of Comparison Equal for $X = 0x8$ and $Y = 0x7$. $0x8$ is not equal to $0x7$, so the output of 0 from the board makes sense.




Figure 14: Test output for comparison equal

Comparison Greater Than

Comparison Greater Than works the same way as Comparison Equal. However, the last bit of the Comparison wire is set to equal the register greater. Below is an example of Comparison Equal for X = 0x8 and Y= 0x7. 0x8 is greater than 0x7, the output of 0x1 on the board makes sense.




Figure 15: Test output for comparison greater than

Comparison Less Than

Comparison Less Than works similar to the other operations, however, the last bit of the Comparison Less Than wire is set to equal the register less. Below is an example of Comparison Less Than for X = 0x8 = 0d8 and Y= 0x7 = 0d7. So, X is not less than Y, so the output is zero.




Figure 16: Test output for comparison less than

Comparison Max

Max works similarly to the eight bit multiplexer. Max uses a generate for loop to instantiate multiple 2-1 multiplexers. Each iteration of the loop instantiates the 2-1 bit multiplexer using inputs $X[i]$, $Y[i]$ and the register greater as a selector. This runs from $i=0$ to $i=3$, and outputs 4 bits that will either equal the value of X or Y depending on which was greater. Below is an example of Comparison Max with $X = 0x8$, and $Y = 0x7$. $0x8$ is greater than $0x7$, so the board's output of $0x8$ is valid.




Figure 17: Test output for comparison max

Seven Segment Display

The segment display function is quite straightforward. It is just one large case statement in which we assign the hexadecimal seven segment representation to the four bit binary number.

Project1 (Top File)

The Top file takes in input of the switches, buttons, and outputs to the seven segment display and LEDs. Each of the three big modules, Arithmetic, Logical, and Comparison output an eight-bit vector, so, the top file instantiates each of these to create an eight-bit wire. These use the switches, where in the place of X, $\text{Sw}[3:0]$ is used, and for Y, $\text{Sw}[7:4]$ is used. These are passed into the eight-bit multiplexer where the fourth input is zeroes (instead of Magic). The selector is $\text{Key}[1:0]$ from the buttons. The eight bit output of this multiplexer is then split into [7:4] and [3:0] which are separately passed into the segment display module to output to the two 7 segment displays. The carry out LED only applies to the arithmetic module, so, to handle this a multiplexer is used. The carry out output of the arithmetic module is passed into a 4-1 one-bit multiplexer using the buttons as a selector again. The carry out corresponds to the selector combination that is used to select the arithmetic module in the eight-bit multiplexer. All other cases output 0 from the multiplexer. Finally, $\text{LED}[9]$ is assigned the value of this multiplexer, so that the LED lights up only while in Arithmetic mode.

Conclusion

The hardest part of this project was starting. Learning the syntax of verilog was extremely difficult to get, especially since a lot of it felt counterintuitive in comparison to programming. Learning the difference between a wire and a register and where to use them also proved to be difficult. However, once we moved past these issues, the project all fell together. We started with logical, which was fairly simple, but learning the syntax was difficult. Making the comparison module was the most difficult, as it was hard to work with registers. However, after that, doing the arithmetic module took about 10 minutes, given the logical equations we derived in class. While arithmetic was likely not easier than the comparison module, it felt easier as we picked up on the syntax of verilog as well as how to think about these from a digital logic approach rather than a programming approach.

Generally, the reason why things didn't work was due to syntax error and not knowing how to use the interface. We had a lot of issues successfully coding procedural assignments because they didn't take assignments and we had to create registers to store the information continuously. A lot of our errors were resolved by trouble-shooting and replacing and removing different keywords and punctuation.

For next time, we should definitely start our project earlier than we did for Project 1. However, now that we are more familiar with the way Quartus works and the syntax used for VHDL, I think future projects may progress more smoothly. Also, with starting earlier, we would have more time to attempt the extra credit and learn more Verilog programming.

Appendix

Code Screenshots

Project1.v

```
1  module Project1(HEXA, HEXB, LED, SW, BUT);
2    input [9:0]SW;
3    input [1:0]BUT;
4    output reg [9:0]LED;
5    output [6:0]HEXA;
6    output [6:0]HEXB;
7
8    //wires for comparison
9    wire equal;
10   wire greater;
11   wire less;
12
13   //Module outputs
14   wire [7:0]logical_out;
15   wire [7:0]arithmetic_out;
16   wire carry;
17   wire [7:0]compare_out;
18   wire [7:0]segwire;
19
20   //Module instantiation
21   logical marinara(SW[3:0],SW[7:4],SW[9:8],logical_out);
22   compare2 alfredo(SW[3:0],SW[7:4],SW[9:8],compare_out, equal, greater, less);
23   arithmetic pesto(SW[3:0],SW[7:4],SW[9:8],arithmetic_out, carry);
24
25   //Multiplexer
26   eightbitmux supersaucy (arithmetic_out, logical_out, compare_out, 8'b00000000, BUT, segwire);
27
28   //7-seg displays instantiation
29   segdisplay u1(HEXA,segwire[3:0]);
30   segdisplay u2(HEXB,segwire[7:4]);
31
32   //Carry LED instantiation
33   always @ (carry)
34     begin
35       LED[9] = carry;
36     end
37
38   endmodule
39
40
41
```

segdisplay.v

```
1 module segdisplay(HEXB,SW);
2   output reg[6:0]HEXB;
3   input [3:0]SW;
4
5   //7-segment assignments
6   always @*
7     begin
8       case(SW)
9         4'b0000: HEXB = 7'b1000000; // Hexadecimal 0
10        4'b0001: HEXB = 7'b1111001; // Hexadecimal 1
11        4'b0010: HEXB = 7'b0100100; // Hexadecimal 2
12        4'b0011: HEXB = 7'b0110000; // Hexadecimal 3
13        4'b0100: HEXB = 7'b0011001; // Hexadecimal 4
14        4'b0101: HEXB = 7'b0010010; // Hexadecimal 5
15        4'b0110: HEXB = 7'b0000010; // Hexadecimal 6
16        4'b0111: HEXB = 7'b1111000; // Hexadecimal 7
17        4'b1000: HEXB = 7'b0000000; // Hexadecimal 8
18        4'b1001: HEXB = 7'b0011000; // Hexadecimal 9
19        4'b1010: HEXB = 7'b0001000; // Hexadecimal A
20        4'b1011: HEXB = 7'b0000011; // Hexadecimal B
21        4'b1100: HEXB = 7'b1000110; // Hexadecimal C
22        4'b1101: HEXB = 7'b0100001; // Hexadecimal D
23        4'b1110: HEXB = 7'b0000110; // Hexadecimal E
24        4'b1111: HEXB = 7'b0000110; // Hexadecimal F
25     endcase
26   end
27 endmodule
```

onebitmux.v

```
1 module onebitmux(A, B, C, D, op, out);
2   input A;
3   input B;
4   input C;
5   input D;
6   input [1:0]op;
7   output out;
8
9   //Multiplexer
10  assign out = (~op[0] & ~op[1] & A) |
11    (~op[0] & op[1] & B) |
12    (op[0] & ~op[1] & C) |
13    (op[0] & op[1] & D);
14 endmodule
```

eightbitmux.v

```
1 module eightbitmux (A, B, C, D, sel, out);
2   input [7:0]A;
3   input [7:0]B;
4   input [7:0]C;
5   input [7:0]D;
6   input [1:0]sel;
7   output [7:0]out;
8
9   //duplicate multiplexer for all 8 bits
10  genvar i;
11  generate
12    for(i=0; i<8; i = i + 1)
13      begin: NMuxies
14        onebitmux stage(A[i], B[i], C[i], D[i], sel[1:0], out[i]);
15      end
16    endgenerate
17
18 endmodule
19
```

arithmetic.v

```
1  module arithmetic (x, y, op, z, carry);
2    input [3:0]x;
3    input [3:0]y;
4    input [1:0]op;
5    output [7:0]z;
6    output carry;
7
8    wire [7:0]aadd;
9    wire [7:0]asubtract;
10   wire [7:0]amultiply;
11   wire [7:0]adivide;
12
13  //wires holding carries for arithmetic operations
14  wire [4:0]coutadd;
15  wire [4:0]bsub;
16  wire coutmult;
17  wire remdiv;
18
19  //Add
20  assign coutadd[0] = 1'b0;
21  genvar i;
22  generate
23    for (i=0; i<4; i = i + 1)
24      begin : tortellini
25        adder stage(x[i], y[i], coutadd[i], aadd[i], coutadd[i+1]);
26      end
27    endgenerate
28
29  //Subtract
30  assign bsub[0] = 1'b0;
31  genvar j;
32  generate
33    for (j=0; j<4; j=j+1)
34      begin : ravioli
35        subtractor stage(x[j], y[j], bsub[j], asubtract[j], bsub[j+1]);
36      end
37    endgenerate
38
39  //Multiply
40  assign amultiply[7:0] = {y,x} << 1;
41  assign coutmult = y[3];
42
43  //Divide
44  assign adivide[7:0] = {y,x} >> 1;
45  assign remdiv = x[0];
46
47  //Multiplexer for arithmetic operations and carries
48  eightbitmux remi(aadd, asubtract, amultiply, adivide, op, z);
49  onebitmux collete(coutadd[4], bsub[4], coutmult, remdiv, op, carry);
50
51 endmodule
52
```

adder.v

```
1  module adder( x, y, cin, z, cout);
2    input x;
3    input y;
4    input cin;
5    output cout;
6    output z;
7
8    //Ripple carry adder logical equations
9    assign z = x ^ y ^ cin;
10   assign cout = (x & y) | (x & cin) | (y & cin);
11 endmodule
```

subtractor.v

```
1 module subtractor ( x, y, bin, z, bout);
2   input x;
3   input y;
4   input bin;
5   output z;
6   output bout;
7
8   //Ripple borrow subtractor logical equations|
9   assign z = x ^ y ^ bin;
10  assign bout = (~x & bin) | (~x & y) | (y & bin);
11 endmodule
```

logical.v

```
1 module logical(x, y, op, z);
2   input [3:0]x;
3   input[3:0]y;
4   input [1:0]op;
5   output [7:0]z;
6
7   wire [7:0]land;
8   wire [7:0]lor;
9   wire [7:0]lxor;
10  wire [7:0]lnot;
11
12 //Concatenate 4 bits of zeros to operation output
13 assign land [7:4] = 4'b0000;
14 assign lor [7:4] = 4'b0000;
15 assign lxor [7:4] = 4'b0000;
16
17 //Logical operations
18 assign land[3:0] = x[3:0] & y[3:0];
19 assign lor[3:0] = x[3:0] | y[3:0];
20 assign lxor[3:0] = x[3:0] ^ y[3:0];
21 assign lnot = ~{y,x};
22
23 //Multiplexer
24 eightbitmux answer(land, lor, lxor, lnot, op, z);
25
26 endmodule
```

Compare2.v

```
1  module Compare2 (x, y, op, z, equal, greater, less);
2    input [3:0]x;
3    input [3:0]y;
4    input [1:0]op;
5    output [7:0]z;
6
7    //Procedural assignment requires a register
8    output reg equal;
9    output reg greater;
10   output reg less;
11
12  wire[7:0]cmax;
13  wire [7:0]cequal;
14  wire[7:0]cgreater;
15  wire[7:0]cless;
16
17  //Comparison module operations
18  always @ (x, y)
19  begin : linda
20    if (x<y) begin
21      equal = 0;
22      greater = 0;
23      less = 1;
24    end
25    else if (x>y) begin
26      equal = 0;
27      greater = 1;
28      less = 0;
29    end
30    else begin
31      equal = 1;
32      greater = 0;
33      less = 0;
34    end
35  end
36
37  //Concatenate zeros on output to form an 8-bit number
38  assign cequal[7:1] = 7'b0000000;
39  assign cequal[0] = equal;
40
41  assign cgreater[7:1] = 7'b0000000;
42  assign cgreater[0] = greater;
43
44  assign cless[7:1] = 7'b0000000;
45  assign cless[0] = less;
46
47  assign cmax[7:4] = 4'b0000;
48
49  //Max output
50  genvar i;
51  generate
52    for (i = 0 ; i<4 ; i = i+1)
53    begin : pizza
54      maxmux pizzasauce (x[i], y[i], greater, cmax[i]);
55    end
56  endgenerate
57
58  //Multiplexer
59  eightbitmux muxed(cequal, cgreater, cless, cmax, op, z);
60
61 endmodule
```

maxmux.v

```
1  module maxmux(x,y,sel,z);
2    input x;
3    input y;
4    input sel;
5    output z;
6
7    //Multiplexer used to find max number
8    assign z = (x & sel) | (y & ~sel);
9
10 endmodule
```