BraggHLS

Maksim Levental and Arham Khan University of Chicago Email: test@test.tes Ryan Chard and Kazutomo Yoshi Argonne National Laboratory Nantes, France Email: second@second.fr Kyle Chard and Ian Foster Star Academy San Francisco, California 99999-9999 Telephone: (800) 555–5555 Fax: (888) 555–5555

Abstract—In many experiment-driven scientific domains, such as X-ray science, high-energy physics, material science, and cosmology, high data rate experiments impose hard constraints on data acquisition systems: collected data must either be stored indiscriminately for post-processing and analysis, thereby necessitating large storage capacity, or filtered accurately in realtime, thereby necessitating low-latency processing. Deep neural networks, effective in many other filtering tasks, have not been widely employed in such data acquisition systems due to design and deployment difficulties. This paper presents a lightweight open-source compiler framework, BraggHLS, based on highlevel synthesis techniques, for translating high-level representations of deep neural networks to low-level representations, suitable for deployment to near-sensor devices such as fieldprogrammable gate arrays. We evaluate BraggHLS on various workloads and present a case-study implementation of a deep neural network for Bragg peak detection in the context of high-energy diffraction microscopy. We show that BraggHLS can produce a network implementation with a throughput of just 4.8 μs/sample, an approximately 4× improvement over an implementation on a state-of-the-art GPU that could not be deployed at the instrument.

CONTENTS

I	Introd	uction	1							
II	Backgi	round	2							
	II-A	Compilers: The path from high to low	2							
		II-A1 PyTorch and TorchScript	2							
		II-A2 MLIR	3							
	II-B	High-level synthesis and FPGA design	3							
		II-B1 High-level synthesis	3							
	II-C	FPGA design	4							
Ш	Bragg	gHLS compiler and HLS framework	5							
	III-A	Symbolic interpretation for fun and profit .	Symbolic interpretation for fun and profit . 5							
	III-B	AST transformations and behavioral verification	ϵ							
	III-C	Scheduling	ϵ							
IV	Evalua	ntion	8							
	IV-A	DNN layers	8							
	IV-B	BraggNN case study	8							
V	Conclu	ısion	11							
	V-A	Related work	11							
	V-B	Future work	12							
App	endix		14							

I. INTRODUCTION

Very high data rates are observed and, consequently, large datasets are generated across a broad range of experiments in scientific domains, such as high-energy physics, material science, and cosmology. For example, in high-energy physics, the LHCb detector at the Large Hadron Collider (LHC) is tasked with observing the trajectories of particles produced in proton-proton collisions at 40 MHz [20]. With a packet size of approximately 50 kB (per collision), this implies a data rate of approximately 2 TB/s. Ultimately, in combination with other detectors, the LHC processes approximately 100 EB of data per year. In materials science, high-energy diffraction microscopy (HEDM) techniques, which provide non-destructive characterization of structure and its evolution in a broad class of single-crystal and polycrystalline materials, can have collection rates approaching 1 MHz [23], with a corresponding packet size of 80 kB. In cosmology, the Square Kilometer Array, a radio telescope projected to be operational by 2027 [33], will sustain data rates in excess of 10 TB/s [21].

Storing and distributing such large quantities of data for further analysis is cost prohibitive. Thus, either compression (in the case of storage and transmission) or outright filtering is necessary, i.e., only a small fraction of the most "interesting" data are selected at the time of collection, with the remainder being permanently discarded. In this work we focus on the filtering approach. Note, the tradeoff made in employing filtering should be clear: reduced storage at the expense of more stringent latency constraints (on the filtering mechanisms). Typically, these filtering mechanisms consist of either physics-based [12] or machine learning models [19]; in either case, maximally efficient and effective use of the target hardware platform is important. Irrespective of the type of technique employed, almost universally, for the ultra-low latency use cases (e.g., sub-microsecond latency constraints), the implementation is deployed to either field-programmable gate arrays (FPGAs) or application-specific integrated circuits (ASICs) [16]. Here we focus primarily on FPGAs.

Deep neural networks (DNNs), a particular type of machine learning model, have been shown to be effective in many scientific and commercial domains due to their representational capacity, i.e., their ability to represent (approximately) diverse sets of mappings [3]. DNNs "learn" to represent a mapping over the course of "training," wherein they are

iteratively evaluated on sample data while a "learning rule" periodically updates the *weights* that parameterize the DNN. In recent years, DNNs have been investigated for near real-time scientific use cases [30, 38, 29] but their use for the lowest latency use cases has been limited [16], for three reasons:

- Graphics Processing Units (GPUs), the conventional hardware target for DNNs, until recently, have not been performant enough for these high data rate, low latency, use cases (due to their low clock speeds and low peripheral bandwidth [1]);
- 2) DNNs, by virtue of their depth, are resource intensive, in terms of both memory (for weights) and compute (floating-point arithmetic), thereby preventing their deployment to FPGAs, which, in particular, have limited static RAM available;
- 3) DNNs are (typically) defined, trained, and distributed by using high-level frameworks (such as PyTorch [37], TensorFlow [2], and MXNet [9]), which abstract all implementation details, thereby making portability of existing model architectures (e.g., to FPGA) close to impossible without rewriting the framework.

These three barriers demand a solution that can translate a high-level DNN representation to a low-level representation, suitable for FPGA deployment, while simultaneously optimizing resource usage and minimizing latency. In general, the task of *lowering* high-level representations of programs to low-level representations is the domain of a compiler. Similarly, the task of *synthesizing* a *register-transfer level* (RTL) *design*, rendered in a *hardware description language* (HDL), from a program, is the domain of high-level synthesis (HLS) [34] tools. Existing HLS tools [8, 49, 18] struggle to perform needed optimizations in reasonable amounts of time (see Section II-B1) despite, often, bundling robust optimizing compilers.

Recently, deep learning compilers (e.g., TVM [11], MLIR [26], Glow [42]) have demonstrated the ability to reduce dramatically inference DNN latencies [28], training times [50], and memory usage [10]. These compilers function by extracting intermediate-level representations (IRs) of the DNNs from the representations produced by the frameworks, and performing various optimizations (e.g., kernel fusion [4], vectorization [32], memory planning [10]) on those IRs. The highly optimized IR is then used to generate code for various target hardware platforms. Given the successes of these compilers, it is natural to wonder whether they can be adapted to the task of sufficiently optimizing a DNN such that it might be synthesized to RTL, for deployment to FPGA.

In this paper, we present <code>BraggHLS</code>, an open source, lightweight, compiler and HLS framework that can lower DNNs defined as PyTorch models to FPGA-compatible implementations. <code>BraggHLS</code> uses a combination of compiler and HLS techniques to compile the entire DNN into fully scheduled RTL, thereby eliminating all synchronization overheads and achieving low latency. <code>BraggHLS</code> is general and supports a wide range of DNN layer types, and thus a wide range of DNNs, but we particularly focus on optimizations relevant to

a DNN designed for identifying Bragg diffraction peaks. In summary our specific contributions include:

- We describe and implement a compiler framework, BraggHLS, which can effectively transform unoptimized, hardware-agnostic PyTorch models into low latency RTL designs suitable for deployment to Xilinx FP-GAs. BraggHLS is thoroughly tested, open source, and available at https://github.com/makslevental/bragghls/;
- 2) We show that designs generated by BraggHLS achieve lower latency than Xilinx's state-of-the-art commercial HLS tool (Vitis HLS) for many DNN layer types. In particular we show that BraggHLS can produce synthesizable designs that meet placement, routing, and timing constraints for BraggNN, a DNN designed for identifying Bragg diffraction peaks;
- 3) We discuss some of the challenges faced even after successful synthesis of RTL from a high-level representation of a DNN, namely during the place and route phases of implementation.

The rest of this paper is as follows: Section II reviews key concepts from compilers, high-level synthesis, and RTL design for FPGA. Section III describes the <code>BraggHLS</code> compiler and HLS framework in detail. Section IV evaluates <code>BraggHLS</code>'s performance, scalability, and competitiveness with designs generated by Vitis HLS, and describes a case study in which <code>BraggHLS</code> is applied to <code>BraggNN</code>, a Bragg peak detection DNN with a target latency of 1 µs/sample. Finally, Section V concludes and discusses related and future work.

II. BACKGROUND

A. Compilers: The path from high to low

The path from a high-level, abstract, representation of a DNN to a register-transfer level representation can be formulated as a series of progressive lowerings between adjacent levels of abstraction. Each level of abstraction is rendered as a programming language, IR, or HDL, and thus we describe each lowering in terms of the representations and tools <code>BraggHLS</code> employ in manipulating those representations:

- An imperative, define-by-run, Python representation, in PyTorch;
- High-level data-flow graph representation, in Torch-Script;
- Low-level data and control flow graph representation, in MLIR.
- 1) PyTorch and TorchScript: Typically DNN models are represented in terms of high-level frameworks, themselves implemented within general purpose programming languages. Such frameworks are popular because of their ease of use and large library of example implementations of various DNN model architectures. BraggHLS targets the PyTorch framework, thus we focus on relevant aspects of PyTorch. DNNs developed within PyTorch are defined-by-run: the author imperatively describes the DNN in terms of high-level operations, using Python, which, when executed, materializes the (partial) high-level data-flow graph (DFG) corresponding

to the DNN (e.g., for the purposes of reverse-mode automatic differentiation). From the perspective of the user, define-by-run enables fast iteration at development time, possibly at the cost of some runtime performance.

On the other hand, from the perspective of compilation, define-by-run precludes efficient extraction of the high-level DFG; since the DFG is materialized only at runtime, it cannot easily be inferred from the textual representation (i.e., the Python source) of the DNN. Furthermore, a priori, the runtimematerialized DFG is only partially materialized¹, and only as an in-memory data structure. Thus, framework support is necessary for efficiently extracting the full DFG. Indeed, PyTorch supports a Single Static Assignment (SSA) IR, called TorchScript (TS) IR and accompanying tracing mechanism (the TS JIT), which generates TS IR from conventionally defined PyTorch models. Lowering from PyTorch to TS IR enables various useful analyses and transformations on a DNN at the level of the high-level DFG but targeting FPGAs requires a broader collection of transformations. To this end, we turn to a recent addition to the compiler ecosystem.

2) MLIR: Multi-level Intermediate Representation [26] presents a new approach to building reusable and extensible compiler infrastructure. MLIR is composed of a set of dialect IRs, subsets of which are mutually compatible, either directly or by way of translation/legalization. The various dialects aim to capture and formalize the semantics of compute intensive programs at varying levels of abstraction, as well as namespace related sets of IR transformations. The entrypoint into this compiler framework, from PyTorch, is the torch dialect [44], a high-fidelity mapping from TS IR to MLIR native IR, which, in addition to performing the translation to MLIR, fully refines all shapes of intermediate tensors in the DNN (i.e., computes concrete values for all dimensions of each tensor); this is necessary for downstream optimizations and eliminating inconsistencies in the DNN [24].

While the torch dialect is necessary for lowering to MLIR and shape refinement, it is a representation of a DNN at the same level of abstraction as TS IR: it does not capture the precise data flow and control flow necessary for de novo implementations of DNN operations (e.g., for FPGA). Fortunately, MLIR supports lower-level dialects, such as the linalg, affine, and scf dialects. The scf (structured control flow) dialect describes standard control flow primitives, such as conditionals and loops, and is mutually compatible with the arith (arithmetic operations) and memref (memory buffers) dialects. The affine dialect, on the other hand, provides a formalization of semantics that lend themselves to polyhedral compilation techniques [7] that enable loop dependence analysis and loop transformations. Such loop transformations, particularly loop unrolling, are crucial for achieving lowest possible latencies [48] because loop nests directly inform the concurrency and parallelism of the final RTL design.

- B. High-level synthesis and FPGA design
- 1) High-level synthesis: High-level synthesis tools produce RTL descriptions of designs from high-level representations, such as C or C++ [8, 18]. In particular, Xilinx's Vitis HLS, based on the Autopilot project [49], is a state-of-the-art HLS tool. Given a high-level, procedural, representation, HLS carries out three fundamental tasks, in order to produce a corresponding RTL design:
 - HLS schedules operations (such as mulf, addf, load, store) in order to determine which operations should occur during each clock cycle; such a schedule depends on three characteristics of the high-level representation:
 - a) The topological ordering of the DFG/CFG of the procedural representation (i.e., the dependencies of operations on results of other operations and resources);
 - b) The delay for each operation; and
 - c) The user's desired clock rate/frequency.
 - 2) HLS associates (called *binding*) floating point operations to RTL instantiations of intellectual property (IP) for those operations; for example whether to associate an addition operation followed by a multiply operation to IPs for each, or whether to associate them both with a single IP, designed to perform a fused multiply-accumulate (MAC). In the case of floating-point arithmetic operations, HLS also (with user guidance) determines the precision of the floating-point representation.
 - 3) HLS builds a finite-state machine (FSM) that implements the schedule of operations as control logic, i.e., logic that initiates operations during the appropriate stages of the schedule.

In addition to fulfilling these three fundamental tasks, HLS aims to optimize the program. In particular, HLS attempts to maximize concurrency and parallelism (number of concurrent operations scheduled during a clock cycle) in order maximize the throughput and minimize the latency of the final implementation. Maximizing concurrency entails pipelining operations: operations are executed such that they overlap in time when possible, subject to available resources. Maximizing parallelism entails partitioning the DNN into subsets of operation that can be computed independently and simultaneously and whose results are aggregated upon completion.

While HLS aims to automatically optimize various characteristics of a design, there are challenges associated with this kind of automated optimization. In particular, maximum concurrency and parallelism necessitates data-flow analysis in order to identify data dependencies amongst operations, both for scheduling and identifying potential data hazards. Such data-flow analysis is expensive and grows (in runtime) as better performance is pursued. This can be understood in terms of loop-nest representations of DNN operations; for example consider the convolution in Listing 1. A schedule that parallelizes (some of) the arithmetic operations for this loop nest can be computed by first unrolling the loops up to some "trip count" and then computing the topological sort of

^{1&}quot;...instead, every intermediate result records only the subset of the computation graph that was relevant to their computation." [37]

```
def conv2d(
  input: MemRef(b, c_{in}, h, w),
  output: MemRef(b, c_{out}, h, w),
  weight: MemRef(c_{out}, c_{in}, k, k)
  for il in range (0, b):
    for i2 in range (0, c_{out}):
       for i3 in range(0, h):
         for i4 in range (0, w):
            for i5 in range(\mathbf{0}, c_{in}):
              for i6 in range (0, k):
                 for i7 in range(\mathbf{0}, k):
                   _3 = i3 + i6
                   _4 = i4 + i7
_5 = input[i1, i5, _3, _4]
                   _{6} = weight[i2, i5, i6, i7]
                   _{7} = output[i1, i2, i3, i4]
                   _8 = _5 * _6
_9 = _7 + _8
                   output[i1, i2, i3, i4] = _9
```

Listing 1: Python representation of a padding $\lfloor k/2 \rfloor$, stride 24 1, c_{out} filter convolution with $k \times k$ kernel applied to 25 (b, c_{in}, h, w) -dimensional input tensor, where b is the batch 26 size, c_{in} is the number of channels, and (h, w) are the height 28 and width, respectively.

the operations. When using this list scheduling algorithm, the degree to which the loops are unrolled determines how many arithmetic operations can be scheduled in parallel. The issue is that the stores and loads on the output array prevent reconstruction of explicit relationships between the inputs and outputs of the arithmetic operations across loop iterations. The conventional resolution to this loss of information is to perform store-load forwarding: pairs of store and load operations on the same memory address are eliminated, with the operand of the store forwarded to the uses of the load (see Listing 2). Ensuring correctness of this transformation (i.e., that it preserves program semantics) requires verifying, for each pair of candidate store and load operations, that there is no intervening memory operation on the same memory address. These verifications are non-trivial since the iteration spaces of the loops need not be regular; in general it might involve solving a small constraint satisfaction program [39]. Furthermore, the number of required verifications grows polynomially in the convolution parameters, since the loop nest unrolls into $b \times c_{out} \times h \times w \times c_{in} \times k^2$ store-load pairs on the output array.

Finally, note, although greedy solutions to the scheduling problem solved by HLS are possible, in principle, the scheduling problem is formulated as an integer linear program (ILP), instances of which are NP-hard. In summary, HLS tools solve computationally intensive problems in order to produce a RTL description of a high-level representation of a DNN. These phases of the HLS process incur "development time" costs (i.e., runtime of the tools) and impose practical limitations on the amount of design space exploration (for the purpose of achieving latency goals) which can be performed.

```
def conv2d(
     input: MemRef (b, c_{in}, h, w),
     output: MemRef(b, c_{out}, h, w),
3
     weight: MemRef(c_{out}, c_{in}, k, k)
4
5
     for il in range (0, b):
6
       for i2 in range (0, c_{out}):
         for i3 in range(0, h):
8
            for i4 in range (0, w):
9
               \# e.g., i5, i6, i7 = 2, 3, 4
11
              _31 = i3 + i6
12
              _41 = i4 + i7
13
              __51 = input[i1, i5, _31, _41]
_61 = weight[i2, i5, i6, i7]
14
15
               _{71} = \text{output}[i1, i2, i3, i4]
16
               _81 = _51 * _61
17
18
                       _71
                              _81
19
               # i5, i6, i7 = 2, 3, 5
               _{32} = i3 + i6
21
               _42 = i4 + i7
22
              _52 = input[i1, i5, _32, _42]
               _{62} = weight[i2, i5, i6, i7]
               _82 = _52 * _62
               92 = _72 + _82
              output[i1, i2, i3, i4] = _92
```

Listing 2: Store-load forwarding across successive iterations (e.g., i7 = 4,5) of the inner loop in Listing 1, after unrolling. The forwarding opportunity is from the store on line 19 to the load on line 25; both can be eliminated and 91 can replace uses of 72, such as in the computation of 92 (and potentially many others).

BraggHLS addresses these issues by enabling the user to employ heuristics during both the parallelization and scheduling phases which, while not guaranteed to be correct (but can be *behaviorally verified*) and have much lower runtimes (see Section III-A).

C. FPGA design

Broadly, at the register-transfer level of abstraction, there remain two more steps prior to being able to actually deploy a design to an FPGA; one of them being a final lowering, so-called logic synthesis, and the other being place and route (P&R). The entire process is carried out, for example, by Xilinx's Vivado tool.

Logic synthesis is the process of mapping RTL to actual hardware primitives on the FPGA (so-called *technology mapping*), such as lookup tables (LUTs), block RAMs (BRAMs), flip-flops (FFs), and digital signal processors (DSPs). Logic synthesis produces a network list (*netlist*) describing the logical connectivity of various parts of the design. Logic synthesis, for example, determines the implementation of floating-point operations in terms of DSPs; depending on user parameters and other design features, DSP resource consumption for floating-point multiplication and addition can differ greatly. Logic synthesis also determines the number of LUTs and

DSPs that a high-level representation of a DNN corresponds to, which is relevant to both the performance and feasibility of that DNN when deployed to FPGA.

After the netlist has been produced, the entire design undergoes P&R. The goal of P&R is to determine which configurable logic block within an FPGA should implement each of the units of logic required by the digital design. P&R algorithms need to minimize distances between related units of functionality (in order to minimize wire delay), balance wire density across the entire fabric of the FPGA (in order to reduce route congestion), and maximize the clock speed of the design (a function of both wire delay, logic complexity, and route congestion). The final, routed design, can then be deployed to the FPGA by producing a proprietary *bitstream*, which configures the FPGA.

III. BRAGGHLS COMPILER AND HLS FRAMEWORK

Bragghls is a compiler and HLS framework that employs MLIR for extracting loop-nest representations of DNNs. It is implemented in Python for ease of use and extensibility. Critically, and distinctly, it handles the DNN transformations as well as scheduling, binding, and FSM extraction; there is no dependence on any commercial HLS tools. Figure 1 shows its overall architecture. Bragghls proceeds by first lowering




Fig. 1. BraggHLS framework overview.

DNNs from PyTorch to MLIR through TorchScript and the torch dialect (see Section II-A2). They are then further lowered from the torch dialect to the scf dialect (through the linalg dialect). Such a representation lends itself to a straightforward translation to Python (compare Listing 1 to Listing 3) and indeed BraggHLS performs this translation. The benefits of translating scf dialect to Python are manifold and discussed in the following (see Section III-A). Ultimately, BraggHLS produces a representation of the DNN that is then fully scheduled by using the scheduling infrastructure

```
@conv2d(
    %input: memref<b \times c_{in} \times h \times w >,
    %weight: memref<b \times c_{out} \times h \times w > b
    scf.for %i1 = %c0 to b step %c1 {
    scf.for %i2 = %c0 to c_{out} step %c1
      scf.for %i3 = %c0 to h step %c1
        scf.for %i4 = %c0 to w step %c1
          scf.for %i5 = %c0 to c_{in} step %c1
            scf.for %i6 = %c0 to k step %c1
              scf.for %i7 = %c0 to k step %c1 {
                 %3 = arith.addi %i3, %i6
                 %4 = arith.addi %i4, %i7
                 %5 = memref.load %input[
                   %i1, %i5, %i3, %3, %4]
                 %6 = memref.load %weight[
                   %i2, %i5, %i6, %i7]
                 %7 = memref.load %output[
                   %i1, %i2, %i3, %i4]
                 %8 = arith.mulf %5, %6
                 %9 = arith.addf %7, %8
                memref.store %9, %output[
                   %i1, %i2, %i3, %i4]
  return %2
```

Listing 3: scf dialect loop representation of the convolution in Listing 1.

in CIRCT [36] (an MLIR adjacent project). After scheduling, BraggHLS emits corresponding RTL (as Verilog).

BraggHLS delegates to the FloPoCo [15] IP generator the task of generating pipelined implementations of the standard floating-point arithmetic operations (mulf, divf, addf, subf, sqrtf) at various precisions. In addition, we implement a few generic (parameterized by bit width) operators in order to support a broad range of DNN operations: two-operand maximum (max), unary negation (neg), and the rectified linear unit (relu). Transcendental functions, such as exp, are implemented by using a Taylor series expansion to k-th order (where k is determined on a case-by-case basis). Note that FloPoCo's floating-point representation differs slightly from IEEE754, foregoing subnormals and differently encoding zeroes, infinities and NaNs (for the benefit of reduced complexity) and our implementations max, neg, relu are adjusted appropriately.

We now discuss some aspects of Bragghls in more detail.

A. Symbolic interpretation for fun and profit

As discussed in Section II-B1, maximizing concurrency and parallelism for a design entails unrolling loop nests and analyzing the data flow of encompassed operations. As also discussed in Section II-B1, the formally correct approach to unrolling a loop nest is prohibitively expensive in terms of

runtime; see Figure 2 for an illustration in terms of convolution. Indeed, for example, in the case of BraggNN, repeatedly performing this unrolling was a hindrance to effectively searching the design space for a RTL representation achieving the target latency, since it often took an enormous amount of time. Translating scf dialect to Python enables BraggHLS




Fig. 2. 3×3 -kernel convolution (cf. Listing 3) full unrolling time vs. input (square) image size, with store-load forwarding using MLIR's -affine-scalrep pass. Note, the longest time is $577419 \text{ s} \div 3600 \approx 160 \text{ hours}$ (for a loop nest with a trip count of $128\times128\times3\times3=147,456$).

to overcome this barrier by enabling us to use the Python interpreter as a *symbolic interpreter*. Interpreting the resulting Python loop nests (i.e., running the Python program) while treating the arithmetic and memory operations on SSA values as operations on symbols (i.e., Python classes with overloaded methods) enables us to:

- 1) Partially evaluate functions of iteration variables, such as %3 = arith.addi %i3, %i6, so as to determine array index operands of all stores and loads, such as memref.load %input[%i1,%i5,%i3,%3,%4], and thereupon perform memory dependence checks, thus transforming the problem of statically verifying memory dependence into one of checking assertions at runtime;
- 2) Unroll loops by recording each floating-point arithmetic operation executed while enforcing SSA; e.g., for a loop whose body has repeated assignments to the same SSA value (ostensibly violating SSA), we execute the loop and instantiate new, uniquely identified, symbols for the result of each operation;
- 3) Reconstruct all data flow through arithmetic operations and memory operations by interpreting memrefs as geometric symbol tables (i.e., symbol tables indexed by array indices rather than identifiers/names) and stores and loads as reads and writes on those symbol tables;
- 4) Easily swap evaluation rules in order to support various functional modes, e.g., evaluating the floating-point arithmetic operations using (Python) bindings to FloPoCo's C++ functional models thereby enabling behavioral verification of our designs.

See Table I for the translation rules from MLIR dialects to Python.

B. AST transformations and behavioral verification

Prior to interpretation, BraggHLS performs some simple AST transformations on the Python generated from scf dialect:

- 1) **Hoist globals**: Move fixed DNN tensors (i.e., weights) out of the body of the generated Python function² and into the parameter list, for the purpose of ultimately exposing them at the RTL module interface.
- Remove if expressions: DNN relu operations are lowered to the scf dialect as a decomposition into arith.cmpfugt and arith.select; this transformation recomposes them into a relu.
- 3) Remove MACs: Schedule sequences of load-multiply-add-store (common in DNN implementations) jointly, coalescing them into a single fmac operation.
- 4) **Reduce fors**: Implement the reduction tree structure for non-parallelizable loop nests mentioned in Section III-C.

These transformations on the Python AST are simple (implemented with procedural pattern matching), extensible, and efficient (marginal runtime cost) because they are unverified: no effort is made to verify their formal correctness. Thus, BraggHLS trades formal correctness for development time performance. This tradeoff enables quick design space iteration, which for example, enabled us to achieve low latency implementations for BraggNN (see Section IV-B). As a substitute for formal verification, BraggHLS supports behavioral verification. Specifically, BraggHLS can generate testbenches for all synthesized RTL. The test vectors for these testbenches are generated by evaluating the generated Python representation of the DNN on randomly generated inputs but with floating-point operations now evaluated using functional models of the corresponding FloPoCo operators. The testbenches can then be run using any IEEE 1364 compliant simulator. For example, we run a battery of such testbenches (corresponding to various DNN operation types), using cocotb [41] and iverilog [47], as a part of our continuous integration process.

C. Scheduling

Recall that HLS must schedule operations during each clock cycle in a way that preserves the DNN's data-flow graph. That schedule then informs the construction of a corresponding FSM. As already mentioned, scheduling an arbitrary DNN involves formulating and solving an ILP. In the resource-unconstrained case, due to the precedence relations induced by data flow, the constraint matrix of the associated ILP is a *totally unimodular matrix* and the feasible region of the problem is an integral polyhedron. In such cases, the scheduling problem can be solved optimally in polynomial time with

²BraggHLS translate the MLIR module corresponding to the DNN into a single Python function in order to simplify analysis and interpretation.

 $\begin{tabular}{l} TABLE\ I\\ {\tt SCF,ARITH,AND\,MEMREF}\ DIALECT\ TO\ PYTHON\ TRANSLATION. \end{tabular}$

```
[MLIR]
                                                        python
                                                         v5 = Val("%5")
85
[\![\mathsf{memref} {<} b \times c_{in} \times h \times w {>} ]\!]
                                                         MemRef(b, c_{in}, h, w)
                                                         [85] = [\sinput]._getitem_(([8i1], [8i5], [83], [84]))
[%5 = memref.load %input[%i1, %i5, %3, %4]]
memref.store %9, %output[%i1, %i5, %3, %4]]
                                                         [%output].__getitem__(([%i1], [%i5], [%3], [%4]), [%9])
\llbracket scf.for %i1 = %c0 to b step %c1\rrbracket
                                                         for [\%i1] in range([\%c0], b, [\%c1])
[%3 = arith.addi %i3, %i6]
                                                         [\$3] = [\$i3] + [\$i6]
                                                         [88] = [85].__mul__([86])
[%8 = arith.mulf %5, %6]
                                                         [\$9] = [\$7]._add_([\$8])
[%9 = arith.addf %7, %8]
                    [%63 = arith.cmpfugt %10, %c0]
                                                               [%63 = arith.cmpfugt %10, %c0]
                                                 [%64].relu([%10])
                           [%8 = arith.mulf %5, %6]
                                                               [%9 = arith.addf %7, %8]
                                                          Λ
                                            [\$9] = fma([\$5], [\$6], [\$7])
```

a LP solver [35]. In the resource-constrained case, resource constraints can also be transformed into precedence constraints by picking a particular (possibly heuristic) linear ordering on the resource-constrained operations. This transformation partitions resource-constrained operations into distinct clock cycles, thereby guaranteeing sufficient resources are available for all operations scheduled within the same clock cycle [14].

BraggHLS uses the explicit parallelism of the scf.parallel loop-nest representation to inform such a linear ordering on resource-constrained operations. By assumption, for loop nests which can be reprepresented as scf.parallel loop nests (see Listing 4), each instance of a floating-point arithmetic operation in the body corresponding to unique values of the iteration variables (e.g., %i1, %i2, %i3, %i4 for Listing 4) is independent of all other such instances, although data flow within a loop body must still be respected. This exactly determines total resource usage per loop nest; for example, the convolution in Listing 4, would bind to $2K_i$ DSPs (assuming mulf, addf bind to one DSP each), where

```
\begin{split} K_i \coloneqq | \{ \$ \mathrm{i} 1 = \$ \mathrm{c} 0 + \$ \mathrm{c} 1 \times \mathbb{N} \ \land \ \$ \mathrm{i} 1 < b \} | \times \\ | \{ \$ \mathrm{i} 2 = \$ \mathrm{c} 0 + \$ \mathrm{c} 1 \times \mathbb{N} \ \land \ \$ \mathrm{i} 2 < c_{out} \} | \times \\ | \{ \$ \mathrm{i} 3 = \$ \mathrm{c} 0 + \$ \mathrm{c} 1 \times \mathbb{N} \ \land \ \$ \mathrm{i} 3 < h \} | \times \\ | \{ \$ \mathrm{i} 4 = \$ \mathrm{c} 0 + \$ \mathrm{c} 1 \times \mathbb{N} \ \land \ \$ \mathrm{i} 4 < w \} | \end{split}
```

where $\$c1 \times \mathbb{N}$ represents all multiples of \$c1. That is to say, K_i is the cardinality of the cartesian product of the iteration spaces of the parallel iteration variables. Taking the maximum over such $K \coloneqq \max_i K_i$ across all scf.parallel loop nests, we can infer peak usage of any resource. Then, after indexing available hardware resources $j=1,\ldots,K$, we can

```
@conv2d(
     %input: memref<b 	imes c_{in} 	imes h 	imes w>,
    %weight: memref<b 	imes c_{out} 	imes h 	imes w > 0
    %output: memref<c_{out} \times c_{in} \times k \times k>
  scf.parallel (%i1, %i2, %i3, %i4) =
                 (%c0, %c0, %c0, %c0) to
                 (b, c_{out}, h, w) step
                 (%c1, %c1, %c1, %c1)
    scf.for %i5 = %c0 to c_{in} step %c1 {
      scf.for %i6 = %c0 to k step %c1
         scf.for %i7 = %c0 to k step %c1 {
           %3 = arith.addi %i3, %i6
           %4 = arith.addi %i4, %i7
           %5 = memref.load %input[%i1, %i5, %i3, %3, %4]
           %6 = memref.load %weight[%i2, %i5, %i6, %i7]
           %7 = memref.load %output[%i1, %i2, %i3, %i4]
           %8 = arith.mulf %5, %6
           %9 = arith.addf %7, %8
           memref.store %9, %output[%i1, %i2, %i3, %i4]
  return %2
```

Listing 4: Parallel loop representation of convolution in Listing 1.

bind the operations of any particular loop nest. This leads to a linear ordering on resource-constrained operations such that operations bound to the same hardware resource index j must be ordered according to their execution order during symbolic interpretation³. Note that this ordering coincides with

 $^{^3\}textsc{BraggHLS}$ only needs to construct a partial precedence ordering $\textsc{op}_a < \textsc{op}_b$ for operations $\textsc{op}_a, \textsc{op}_b$ which CIRCT then combines with the delays of the operations to construct constraints such as $\textsc{start_op}_a + \textsc{delay}_a \leq \textsc{start_op}_b.$

the higher-level structure of the DNN, which determines the ordering of scf.parallel loop nests (and thus interpretation order during execution of the Python program).

For DNN operations that lower to sequential loop nests rather than scf.parallel loop nests (e.g., sum, max, or prod), we fully unroll the loops and transform the resulting, sequential, operations into a reduction tree; we use As-Late-As-Possible scheduling [5] amongst the subtrees of such reduction trees.

IV. EVALUATION

We evaluate BraggHLS both on individual DNN layers, and end-to-end, on our use-case BraggNN. We compare Bragghls to Xilinx's Vitis HLS by comparing the latencies and resource usages of the final designs generated by each. We also compare the runtimes of the tools themselves. Both BraggHLS and Vitis HLS produce Verilog RTL, on which we run a synthesis pass by using Xilinx's Vivado. The particular FPGA target is Xilinx Alveo U280. We measure LUT, DSP, BRAM, and FF usage. For the DNN layer evaluations, we use FloPoCo (5,11)-floating point representations (5-bit exponent, 11-bit mantissa), corresponding to Vitis HLS's IEEE halfprecision IPs. We synthesize all designs for a 10 ns target clock period and report end-to-end latency as a product of the total schedule interval count of the design and achieved clock period (10-WNS, where WNS is the worst negative slack reported). Note, in the case of Vitis HLS, which potentially explicitly pipelines the design and therefore implements with an initiation interval strictly less than the total schedule interval count, we report in terms of the best possible interval count (LatencyBest from the Vitis HLS reports). All other measurements are collected from Vivado synthesis reports. Note, since Vitis HLS operates on C++ representations, we generate such a representation for our test cases by first lowering each DNN layer to the affine dialect and then applying the scalehls-translate tool of the ScaleHLS project [48] to emit C++. Importantly, we do not make any use of scalehls-opt optimization tool (of the same project).

Since our ultimate goal is low latency inference, and since the strategy that BraggHLS employs in the pursuit of this goal is loop unrolling, in order to produce a like for like comparison, we similarly unroll the representation that is passed to Vitis HLS. Thus, all Vitis HLS measurements are reported in terms of *unroll factor*: an unroll factor of k corresponds to a k-fold increase in the number of statements in the body of a loop and commensurate k-fold decrease in the trip count of the loop. For loop nests, we unroll inside out: if k is greater than the trip count t of the innermost loop, we unroll the innermost loop completely and then unroll the enclosing loop by a factor of k-t. We do not perform any store-load forwarding during this preprocessing but we annotate all arrays with the directive array_partition complete dim=1 in order that Vitis HLS can effectively pipeline. All representations generated by Bragghls correspond to full unrolling of the loop nests.

A. DNN layers

See Figure 3; we evaluate BraggHLS against Xilinx's Vitis HLS by comparing the latency of the final design on the following, individual, DNN layer types:

- addmm(a, b, c): Matrix multiplication of the matrices a and b. The matrix c is added to the final result;
- batch_norm_2d(num_features): Batch Normalization over a 4D input as described in [25];
- conv_2d (c_{in} , c_{out} , k): 2D convolution with bias, with $k \times k$ kernel, over a $b \times c_{in} \times h \times w$ input, producing $b \times c_{out} \times h' \times w'$ output;
- max_pool_2d(k, stride): 2D max pooling, with k × k kernel, and striding;
- soft_max: The softmax function

$$\operatorname{softmax}\left(\boldsymbol{x}\right) \coloneqq \left[\frac{\exp\left(x_{i}\right)}{\sum_{j} \exp\left(x_{j}\right)}\right]$$

The layers were chosen to cover a range of arithmetic operations (mulf, divf, addf, subf, sqrtf) and data access patterns (iteration, accumulation, and reduction). The concrete parameter values and dimensions of inputs used during evaluation are summarized in Table II.

See Figure 3 for Vitis HLS vs. BraggHLS resource usage and latency vs. unroll factor and Figure 4 for the runtimes of Vitis HLS as function of increasing unroll factor. We observe that Vitis HLS indeed approaches lower and lower end-to-end latencies as a function of unroll factor but that for none of the unroll factors is it able to match the end-toend latency achieved by BraggHLS. Even at unroll factor equal to 1024 (which corresponds to fully unrolled for all loop nests comprising these layer types), Vitis HLS is only within $10\times$ of BraggHLS. We hypothesize that in general this is due to Vitis HLS's inability to effectively pipeline due to inability to eliminate memory dependencies, either through store-load forwarding or further array partitioning⁴. Conversely, BraggHLS's ability to effectively perform storeload forwarding is evident in the complete lack of BRAM usage: all weights are kept on FFs or LUTs. While infeasible for larger designs (which would be constrained by the number of available FFs), this unconstrained usage of FFs is acceptable for our use case. Note, the increasing latency (as a function of unroll factor) in the case of max_pool_2d is due to Vitis HLS's failure to meet timing, i.e., while the interval count decreases as a function of unroll factor, the clock period increases (see Appendix Table III for exact values).

B. BraggNN case study

High-energy diffraction microscopy techniques enable nondestructive characterization for a broad class of single-crystal and polycrystalline materials. A critical step in a typical

 4 Indeed Vitis HLS can be seen to produce warnings such as WARNING: [HLS 200-885] Unable to schedule 'load' operation ... due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array ...

Layer	Parameter values	Input dimensions
addmm	N/A	$\dim\left(\mathtt{a}\right)=\dim\left(\mathtt{b}\right)=\dim\left(\mathtt{c}\right)=\left(16,16\right)$
batch_norm_2d	${\tt num_features} = 2$	$\dim(\text{input}) = (10, 2, 3, 3)$
conv_2d	$c_{in} = 1, c_{out} = 3, k = 3$	$\dim(\text{input}) = (1, 1, 16, 16)$
max_pool_2d	$k=3, \mathtt{stride}=2$	$\dim(\texttt{input}) = (1,3,16,16)$
soft_max	N/A	$\dim(\text{input}) = (1, 3, 16, 16)$

```
BraggNN(s)(
   (cnn layers 1): Conv2d(s \times 16, kernel=3, stride=1)
  (nlb): NLB(
     (theta_layer): Conv2d(s \times 16, s \times 8, kernel=1, stride=1)
     (phi_layer): Conv2d(s \times 16, s \times 8, kernel=1, stride=1)
     (g_layer): Conv2d(s \times 16, s \times 8, kernel=1, stride=1)
     (out_cnn): Conv2d(s \times 8, s \times 16, kernel=1, stride=1)
     (soft): Softmax()
  (cnn layers 2): Sequential(
     (0): ReLU()
     (1): Conv2d(s \times 16, s \times 8, kernel=3, stride=1)
     (2): ReLU()
     (3): Conv2d(s \times 8, s \times 2, kernel=3, stride=1)
     (4): ReLU()
  (dense_layers): Sequential(
     (0): Linear(in_features=s \times 50, out_features=s \times 16)
     (1): ReLU()
     (2): Linear(in_features=s \times 16, out_features=s \times 8)
     (3): ReLU()
     (4): Linear(in_features=s \times 8, out_features=s \times 4)
     (5): ReLU()
     (6): Linear(in_features=s \times 4, out_features=2)
     (7): ReLU()
```

Listing 5: BraggNN for scale s=1,2.

HEDM experiment is an analysis to determine precise Bragg diffraction peak characteristics. Peak characteristics are typically computed by fitting the peaks to a probability distribution, e.g., Gaussian, Lorentzian, Voigt, or Pseudo-Voigt. As noted in Section I, HEDM experiments can have collection rates in excess of 80 GB/s. These data rates, though more modest than at the LHC, combined with the high cost of the fitting procedure, merit exploring low latency approaches in order to enable experiment modalities that depend on measurement-based feedback (i.e., experiment steering).

BraggNN [31], a DNN aimed at efficiently characterizing Bragg diffraction peaks, achieves a throughput of approximately 22 μs/sample (via batch inference) on a state-of-theart GPU: a large speedup over classical pseudo-Voigt peak fitting methods, but still far short of the 1 μs/sample needed to handle 1 MHz sampling rates. In addition, the data-center class GPU such as a NVIDIA V100 (or even a workstation class GPU such as a NVIDIA RTX 2080Ti) required to run the current BraggNN implementation cannot be deployed at the edge, i.e., adjacent or proximal to the high energy microscopy

equipment. With the goal of reducing both per-sample time and deployment footprint, we applied BraggHLS to the PyTorch representation of BraggNN(s=1) (see Listing 5) and achieved a RTL implementation which synthesizes to a 1238 interval count design that places, routes, and meets timing closure for a clock period of 10 ns (for a Xilinx Alveo U280). The design consists of a three stage pipeline with the longest stage measuring 480 intervals, for a throughput of 4.8 µs/sample. See Table IV for a summary of the resource usage of the implementation and Figure 5 for a comparison with designs generated by Vitis HLS.

The most challenging aspect of implementing BraggNN was minimizing latency while satisfying compute resource constraints (LUTs, DSPs, BRAMs) and achieving routing closure, i.e., not exceeding available routing resources and avoiding congestion. Two design choices were made for the purposes of reducing resource consumption. The first was reducing the precision used for the floating-point operations. We reduced the precision from half precision to FloPoCo (5,4)precision (5-bit exponent, 4-bit mantissa), a choice justified by examination of the distribution of the weights of the fully trained BraggNN (see Figure 6). Reducing the precision enabled the second design choice: we eliminate BRAMs from the design, since, at the lower precision, all weights can be represented as registered constants. The reduced precision also drives the Vivado synthesizer to infer implementations of the floating-point operations that make no use of DSPs; this was not intentional but seemingly cannot be altered. Most likely this is due to the fact that the DSP48 hardware block includes a 18-bit by 25-bit signed multiplier and a 48-bit adder [46], neither of which neatly divide the bit width of FloPoCo (5,4)precision cores. (The actual width for FloPoCo (5,4)-precision is 12 bits: 1 extra bit is needed for the sign and 2 for FloPoCo's handling of exceptional conditions.)

Achieving routing closure was difficult due to the nature of the Xilinx's UltraScale architecture, of which the Alveo U280 is an instance. The UltraScale architecture achieves its scale through "Stacked Silicon Interconnect" (SSI) technology [27], which implies multiple distinct FPGA dies, called Super Logic Regions (SLRs), on the same chip, connected by interposers. Adjacent SLRs communicate with each other over a limited set of Super Long Lines (SLLs), which determine the maximum bus width that spans two SLRs. On the Alveo U280 there are




Fig. 3. Vitis HLS vs. BraggHLS resource usage and latency vs. unroll factor of various DNN modules. All y-scales are log.

exactly 23,040 SLLs available between adjacent SLRs and at (5,4)-precision BraggNN(*s*=1) needs 23,328 SLLs between

SLR2 and SLR1⁵. Thus, we further reduced the precision to

 5We route the output of cnn_layers_1 (1×16×9×9×12 wires) as well as the output of soft(theta_layer×phi_layer)×g_layer (1×8×9×9×12 wires) from SLR2 to SLR1.




Fig. 4. Vitis HLS vs. BraggHLS runtime vs. unroll factor.





Fig. 5. BraggNN Vitis HLS vs. BraggHLS resource usage and latency vs. unroll factor.



Thus, the confluence of the aforementioned design choices (in combination with compiler level optimizations performed by <code>BraggHLS</code>) and careful management of routing constraints enables us to lower, compile, synthesize, place, and route <code>BraggNN(s=1)</code> to Xilinx's Alveo U280 at a throughput of 4.8 µs/sample. This is $\sim 5\times$ higher latency than the target 1 µs/sample, but a $\sim 4\times$ improvement over the GPU PyTorch-GPU implementation. In the following we propose future work that can further improve on this result.





Fig. 6. BraggHLS weights exponent distribution.


V. CONCLUSION


This paper presents <code>BraggHLS</code>, an MLIR-based HLS compilation framework, which supports translating DNN models to RTL without any reliance on commercial HLS tools. <code>BraggHLS</code> enables an end-to-end compilation pipeline by providing a PyTorch front-end and a Verilog emission backend. <code>BraggHLS</code> also contains extensible Python intermediate layer, in order to support use-case optimizations. Using the optimization functionality, <code>BraggHLS</code> is able to support some optimizations (namely, <code>store-load</code> forwarding) not possible otherwise. Experimental results demonstrate that <code>BraggHLS</code> outperforms, in terms of end-to-end latency, Vitis HLS on a range of DNN layer types and on a case-study DNN.

A. Related work

Several existing frameworks aim to accomplish adjacent or similar goals (namely, translating DNN models to RTL). They fall into two categories: those that rely on a commercial HLS







(b) BraggNN achieves routing closure with use of per SLR placement and routing constraints (pblock_1, pblock_2, pblock_3) and launch and latch registers (not highlighted).

Fig. 7. Congestion maps for BraggNN on a Xilinx Alveo U280. Magenta indicates areas of high congestion.

tool for the scheduling and RTL emission [40, 17, 6] and those that do not [43, 45]. As we've already observed, for those tools that rely on commercial HLS tool, it is difficult to efficiently explore the design space and attain low latencies due to the formal correctness guarantees that the HLS tool is bound by. Effectively the commercial HLS tool becomes a narrow bottleneck. Conversely, for those frameworks that do not rely on commercial HLS, we observe that they make strong assumptions on the workloads that; both DNN Weaver [43] and NNGen [45] produce RTL designs that emulate GPU architectures and thus optimize for throughput rather than end-to-end latency.

B. Future work

BraggHLS leaves several directions for future work, primarily with respect to scheduling:

 Better integration between the Python layer and MLIR: it is preferable that the transformations on the Python representation could make use of various MLIR facilities, such as affine analysis, for the purposes of exploring loop transformations that improve latency;

- Expanding the set of scheduling algorithms available: for example, resource aware scheduling [14];
- Integration of scheduling-aware placement and vice-versa (placement-aware scheduling): currently BraggHLS can be used to inform placement but does not explicitly emit placement constraints (see Section IV-B); a more precise approach, such as in [22], would potentially enable better pipelining and thus higher throughput.

REFERENCES

- [1] Roel Aaij et al. "Allen: A high-level trigger on GPUs for LHCb". In: *Computing and Software for Big Science* 4.1 (2020), pp. 1–11.
- [2] Martín Abadi et al. *TensorFlow: Large-Scale Machine Learning on Heterogeneous Distributed Systems*. 2016. DOI: 10.48550/ARXIV.1603.04467. URL: https://arxiv.org/abs/1603.04467.
- [3] Laith Alzubaidi et al. "Review of deep learning: Concepts, CNN architectures, challenges, applications, future directions". In: *Journal of Big Data* 8.1 (2021), pp. 1–74.

- [4] Arash Ashari et al. "On Optimizing Machine Learning Workloads via Kernel Fusion". In: 50.8 (2015), pp. 173–182. ISSN: 0362-1340. DOI: 10.1145/2858788.2688521.
 URL: https://doi.org/10.1145/2858788.2688521.
- [5] Zoltan Baruch. "Scheduling algorithms for high-level synthesis". In: ACAM Scientific Journal 5.1-2 (1996), pp. 48–57.
- [6] Nicolas Bohm Agostini et al. "Bridging Python to Silicon: The SODA Toolchain". In: *IEEE Micro* (2022). DOI: 10.1109/MM.2022.3178580.
- [7] Uday Bondhugula. *Polyhedral Compilation Opportunities in MLIR*. https://acohen.gitlabpages.inria.fr/impact/impact2020/slides/IMPACT 2020 keynote.pdf. 2020.
- [8] Andrew Canis et al. "LegUp: An Open-Source High-Level Synthesis Tool for FPGA-Based Processor/Accelerator Systems". In: ACM Trans. Embed. Comput. Syst. 13.2 (2013). ISSN: 1539-9087. DOI: 10.1145/ 2514740. URL: https://doi.org/10.1145/2514740.
- [9] Tianqi Chen et al. *MXNet: A Flexible and Efficient Machine Learning Library for Heterogeneous Distributed Systems*. 2015. DOI: 10.48550/ARXIV.1512.01274. URL: https://arxiv.org/abs/1512.01274.
- [10] Tianqi Chen et al. *Training Deep Nets with Sublinear Memory Cost.* 2016. DOI: 10.48550/ARXIV.1604.06174. URL: https://arxiv.org/abs/1604.06174.
- [11] Tianqi Chen et al. "TVM: An automated End-to-End optimizing compiler for deep learning". In: 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI 18). 2018, pp. 578–594.
- [12] LHCb Collaboration. Comparison of particle selection algorithms for the LHCb Upgrade. Tech. rep. LHCb-FIGURE-2020-018. 2020. URL: https://cds.cern.ch/ record/2746789.
- [13] Create placed and routed DCP to cross SLR. https://www.rapidwright.io/docs/SLR_Crosser_DCP_Creator_Tutorial.html. Accessed: 2022-10-15.
- [14] Steve Dai, Gai Liu, and Zhiru Zhang. "A Scalable Approach to Exact Resource-Constrained Scheduling Based on a Joint SDC and SAT Formulation". In: ACM/SIGDA International Symposium on Field-Programmable Gate Arrays. FPGA '18. Monterey, CALIFORNIA, USA: Association for Computing Machinery, 2018, pp. 137–146. ISBN: 9781450356145. DOI: 10.1145/3174243.3174268. URL: https://doi.org/10.1145/3174243.3174268.
- [15] Florent de Dinechin. "Reflections on 10 Years of FloPoCo". In: 2019 IEEE 26th Symposium on Computer Arithmetic (ARITH). 2019, pp. 187–189. DOI: 10.1109/ARITH.2019.00042.
- [16] J. Duarte et al. "Fast inference of deep neural networks in FPGAs for particle physics". In: *Journal of Instrumentation* 13.07 (2018), P07027–P07027. DOI: 10.1088/1748-0221/13/07/p07027. URL: https://doi.org/10.1088%2F1748-0221%2F13%2F07%2Fp07027.
- [17] Javier Duarte et al. "Fast inference of deep neural networks in FPGAs for particle physics". In: *JINST*

- 13.07 (2018), P07027. DOI: 10.1088/1748-0221/13/07/P07027. arXiv: 1804.06913 [physics.ins-det].
- [18] Fabrizio Ferrandi et al. "Invited: Bambu: an Open-Source Research Framework for the High-Level Synthesis of Complex Applications". In: 58th ACM/IEEE Design Automation Conference. IEEE, 2021, pp. 1327–1330.
- [19] V V Gligorov and M Williams. "Efficient, reliable and fast high-level triggering using a bonsai boosted decision tree". In: *Journal of Instrumentation* 8.02 (2013), P02013–P02013. DOI: 10.1088/1748-0221/8/02/p02013. URL: https://doi.org/10.1088%2F1748-0221%2F8%2F02%2Fp02013.
- [20] Vladimir Gligorov. "Real-time data analysis at the LHC: present and future". In: NIPS Workshop on High-energy Physics and Machine Learning. Vol. 42. Proceedings of Machine Learning Research. Montreal, Canada: PMLR, 2015, pp. 1–18. URL: https://proceedings.mlr.press/v42/glig14.html.
- [21] Keith Grainge et al. "Square Kilometre Array: The radio telescope of the XXI century". In: *Astronomy reports* 61.4 (2017), pp. 288–296.
- [22] Licheng Guo et al. "AutoBridge: Coupling Coarse-Grained Floorplanning and Pipelining for High-Frequency HLS Design on Multi-Die FPGAs". In: *The 2021 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays.* FPGA '21. Virtual Event, USA: Association for Computing Machinery, 2021, 81–92. ISBN: 9781450382182. DOI: 10.1145/3431920. 3439289. URL: https://doi.org/10.1145/3431920. 3439289
- [23] M. Hammer, K. Yoshii, and A. Miceli. "Strategies for on-chip digital data compression for X-ray pixel detectors". In: *Journal of Instrumentation* 16.01 (2021), P01025–P01025. DOI: 10.1088/1748-0221/16/01/p01025. URL: https://doi.org/10.1088%2F1748-0221%2F16%2F01%2Fp01025.
- [24] Momoko Hattori, Naoki Kobayashi, and Ryosuke Sato. Gradual Tensor Shape Checking. 2022. DOI: 10.48550/ ARXIV.2203.08402. URL: https://arxiv.org/abs/2203.08402.
- [25] Sergey Ioffe and Christian Szegedy. Batch Normalization: Accelerating Deep Network Training by Reducing Internal Covariate Shift. 2015. DOI: 10.48550/ARXIV. 1502.03167. URL: https://arxiv.org/abs/1502.03167.
- [26] Chris Lattner et al. *MLIR: A Compiler Infrastructure for the End of Moore's Law.* 2020. DOI: 10.48550/ARXIV. 2002.11054. URL: https://arxiv.org/abs/2002.11054.
- [27] Steve Leibson and Nick Mehta. "Xilinx ultrascale: The next-generation architecture for your next-generation architecture". In: *Xilinx White Paper WP435* 143 (2013).
- [28] Yizhi Liu et al. "Optimizing CNN Model Inference on CPUs". In: (2018). DOI: 10.48550/ARXIV.1809.02697. URL: https://arxiv.org/abs/1809.02697.
- [29] Yongtao Liu et al. "Exploring physics of ferroelectric domain walls in real time: deep learning enabled scan-

- ning probe microscopy". In: *Advanced Science* (2022), p. 2203957.
- [30] Zhengchun Liu et al. "Deep learning accelerated light source experiments". In: *IEEE/ACM 3rd Workshop on Deep Learning on Supercomputers (DLS)*. IEEE. 2019, pp. 20–28.
- [31] Zhengchun Liu et al. "*BraggNN*: fast X-ray Bragg peak analysis using deep learning". In: *IUCrJ* 9.1 (2022), pp. 104–113.
- [32] Saeed Maleki et al. "An evaluation of vectorizing compilers". In: *International Conference on Parallel Architectures and Compilation Techniques*. IEEE. 2011, pp. 372–382.
- [33] J McMullin et al. "The Square Kilometre Array project update". In: *Ground-based and Airborne Telescopes IX*. Vol. 12182. SPIE. 2022, pp. 263–271.
- [34] Razvan Nane et al. "A Survey and Evaluation of FPGA High-Level Synthesis Tools". In: *IEEE Transactions* on Computer-Aided Design of Integrated Circuits and Systems 35.10 (2016), pp. 1591–1604. DOI: 10.1109/ TCAD.2015.2513673.
- [35] Julian Oppermann. "Advances in ILP-based Modulo Scheduling for High-Level Synthesis". PhD thesis. Darmstadt: Technische Universität, 2019. URL: http:// tuprints.ulb.tu-darmstadt.de/9272/.
- [36] Julian Oppermann, Mike Urbach, and John Demme. "How to make hardware with maths: An introduction to CIRCT's scheduling infrastructure". In: *European LLVM Developers' Meeting*. 2022.
- [37] Adam Paszke et al. "Automatic differentiation in Py-Torch". In: 31st Conference on Neural Information Processing Systems. 2017.
- [38] Robert M Patton et al. "167-pflops deep learning for electron microscopy: from learning physics to atomic manipulation". In: SC18: International Conference for High Performance Computing, Networking, Storage and Analysis. IEEE. 2018, pp. 638–648.
- [39] Sanjay V Rajopadhye. Dependence Analysis and Parallelizing Transformations. 2002.
- [40] Oliver Rausch et al. "DaCeML: A Data-Centric Optimization Framework for Machine Learning". In: *Proceedings of the 36th ACM International Conference on Supercomputing.* ICS '22. 2022.
- [41] Benjamin John Rosser. Cocotb: a Python-based digital logic verification framework. 2018.
- [42] Nadav Rotem et al. Glow: Graph Lowering Compiler Techniques for Neural Networks. 2018. DOI: 10.48550/ARXIV.1805.00907. URL: https://arxiv.org/abs/1805.00907.
- [43] Hardik Sharma et al. "From high-level deep neural models to FPGAs". In: 2016 49th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). 2016, pp. 1–12. DOI: 10.1109/MICRO.2016.7783720.
- [44] Sean Silva and Anush Elangovan. *Torch-MLIR*. https://mlir.llvm.org/OpenMeetings/2021-10-07-The-Torch-MLIR-project.pdf. 2021.

- [45] Shinya Takamaeda-Yamazaki. "Pyverilog: A python-based hardware design processing toolkit for verilog hdl". In: *International Symposium on Applied Reconfigurable Computing*. Springer. 2015, pp. 451–460.
- [46] *UltraScale Architecture DSP Slice*. Tech. rep. XiLinx. URL: https://docs.xilinx.com/v/u/en-US/ug579-ultrascale-dsp.
- [47] Stephen Williams. "Icarus Verilog, 1998–2020". In: *URL http://iverilog. icarus. com* ().
- [48] Hanchen Ye et al. "ScaleHLS: A New Scalable High-Level Synthesis Framework on Multi-Level Intermediate Representation". In: 2022 IEEE International Symposium on High-Performance Computer Architecture (HPCA), 2022.
- [49] Zhiru Zhang et al. "AutoPilot: A Platform-Based ESL Synthesis System". In: *High-Level Synthesis: From Algorithm to Digital Circuit*. Ed. by Philippe Coussy and Adam Morawiec. Dordrecht: Springer Netherlands, 2008, pp. 99–112. ISBN: 978-1-4020-8588-8. DOI: 10. 1007/978-1-4020-8588-8_6. URL: https://doi.org/10. 1007/978-1-4020-8588-8_6.
- [50] S. Zheng et al. "NeoFlow: A Flexible Framework for Enabling Efficient Compilation for High Performance DNN Training". In: *IEEE Transactions on Parallel and Distributed Systems* 33.11 (2022), pp. 3220–3232. ISSN: 1558-2183. DOI: 10.1109/TPDS.2021.3138862.

APPENDIX

TABLE III: Latency, resource usage, and runtimes for all ${\tt BraggHLS}$ evaluations.

	Unroll factor	BRAM	DSP	FF	LUT	Latency	Clock Period	Runtime
addmm	base	0.00	2.66e-1	3.83e-1	2.69e-1	1334	6.13	41.4
	4	3.97e-1	2.66e-1	3.90e-1	2.94e-1	1205	6.13	48.0
	8	3.97e-1	2.66e-1	3.91e-1	2.95e-1	1205	6.13	57.3
	12	3.97e-1	8.87e-1	1.33	8.61e-1	993	6.14	1.16e+2
	16	3.97e-1	8.87e-1	1.33	8.61e-1	993	6.14	1.19e+2
	20	3.97e-1	1.95	1.46	1.10	900	6.14	1.30e+2
	24	3.97e-1	3.37	1.34	1.35	888	6.14	1.79e+2
	28	3.97e-1	2.13	1.13	1.14	821	6.46	1.14e+2
	32	3.97e-1	2.13	1.13	1.14	821	6.46	1.15e+2
	36	3.97e-1	2.13	1.25	1.37	425	6.43	1.63e+2
	40	3.97e-1	2.84	1.55	2.25	359	6.42	2.55e+2
	1024	3.97e-1	5.67	7.86e-1	3.74	314	6.14	3.00e+2
batch_norm	base	0.00	1.99e-1	4.24e-2	1.12e-1	116	334 6.13 205 6.13 205 6.13 205 6.13 2993 6.14 9900 6.14 888 6.14 821 6.46 821 6.46 425 6.43 359 6.42 314 6.14 116 6.06 116 6.06 125 6.06 125 6.06 125 6.06 23 6.06	33.6
	4	0.00	1.99e-1	4.36e-2	1.16e-1	116	6.06	31.6
	8	0.00	2.66e-1	2.72e-1	2.22e-1	125	6.06	35.7
	12	0.00	1.24	3.09e-1	6.11e-1	69	6.06	50.5
	16	0.00	1.55	1.55e-1	5.61e-1	23	6.06	49.0
	20	0.00	1.55	1.55e-1	5.61e-1	23	6.06	49.4
	24	0.00	1.55	1.55e-1	5.61e-1	23	6.06	49.2
	28	0.00	1.55	1.55e-1	5.61e-1	23	6.06	49.8
	32	0.00	1.55	1.55e-1	5.61e-1	23	6.06	48.6
	36	0.00	1.55	1.55e-1	5.61e-1	23	6.06	48.5
	40	0.00	1.55	1.55e-1	5.61e-1	23	6.06	49.8
	1024	0.00	1.55	1.55e-1	5.61e-1	23	6.06	48.8
braggnn	base	1.51	2.22	4.34e-1	1.09	85851	6.13 6.13 6.13 6.14 6.14 6.14 6.14 6.46 6.46 6.46 6.43 6.42 6.14 6.06	1.05e+2
	4	1.84	2.22	8.61e-1	1.99	49310	6.45	1.38e+2
	8	3.97e-1 2.66e-1 3.90e-1 3.97e-1 2.66e-1 3.91e-1 3.97e-1 8.87e-1 1.33 3.97e-1 1.95 1.46 3.97e-1 3.37 1.34 3.97e-1 2.13 1.13 3.97e-1 2.13 1.25 3.97e-1 2.84 1.55 3.97e-1 5.67 7.86e-1 0.00 1.99e-1 4.24e-2 0.00 1.99e-1 4.36e-2 0.00 1.99e-1 4.36e-2 0.00 1.55 1.55e-1 0.52	2.03	49257	6.14	1.39e+2		
	12	6.70e-1	2.22	9.56e-1	2.25	61499	6.14	2.38e+2
	16	2.13	3.59	2.29	5.04	52515	6.40	6.52e+2
	20	20.4	11.4	2.69	7.82	51768	6.40	2.23e+3
	24	5.21e-1	20.1	4.95	12.2	24004	6.14	7.97e+3
	28	2.73e-1	20.2	4.64	13.5	22377	6.42	6.85e+3
	32	2.98e-1	70.1	10.7	32.9	9793	6.42	1.01e+4
	36	2.98e-1	67.3	11.5	42.7	9730	6.42	1.23e+4
	40	2.98e-1	82.1	14.0	78.3	9032	6.42	6.18e+4
							Continued on	next nage

TABLE III: Latency, resource usage, and runtimes for all ${\tt BraggHLS}$ evaluations.

	Unroll factor	BRAM	DSP	FF	LUT	Latency	Clock Period	Runtime
	1024	3.22e-1	34.6	8.27	94.8	6789	6.14	4.67e+4
conv	base	0.00	4.43e-2	2.30e-2	4.40e-2	3551	6.13	26.9
	4	0.00	4.43e-2	2.30e-2	4.40e-2	3551	6.13	26.4
	8	0.00	4.43e-2	2.30e-2	4.40e-2	3551	6.13	26.6
	12	0.00	3.77e-1	7.04e-1	1.97	1310	6.14	1.33e+3
	16	0.00	3.77e-1	7.03e-1	1.98	1310	6.14	1.32e+3
	20	0.00	3.77e-1	7.03e-1	1.98	1310	6.14	1.34e+3
	24	0.00	3.77e-1	7.03e-1	1.97	1310	6.14	1.35e+3
	28	0.00	3.77e-1	7.03e-1	1.97	1310	6.14	1.33e+3
	32	0.00	3.77e-1	7.03e-1	1.97	1310	6.14	1.37e+3
	36	0.00	3.77e-1	7.03e-1	1.97	1310	6.14	1.38e+3
	40	0.00	1.97	6.49e-1	5.07	795	6.14	2.05e+2
	1024	0.00	1.97	6.49e-1	5.07	795	6.14	2.09e+2
max_pool_2d	base 4	0.00	0.00	4.41e-3 4.41e-3	2.72e-2 2.72e-2	889 889	789 6.14 551 6.13 551 6.13 551 6.13 310 6.14 310 6.14 310 6.14 310 6.14 310 6.14 310 6.14 310 6.14 310 6.14 310 6.14 320 6.14 320 6.14 320 6.14 320 6.14 320 328 320 328 321 322 412 23.2 412 23.2 412 23.9 262 38.1 262 38.1 262 38.1 262 38.1 262 38.1 262 38.1 262 38.1 262 38.1 262 38.1 263 36.13 264 36.13 265 36.13	31.1 30.5
	8	0.00	0.00	2.40e-2	8.04e-2	641		36.3
	12	0.00	0.00	2.40e-2	8.04e-2			36.6
	16	0.00	0.00	1.10	7.63e-1	419	23.2	94.0
	20	0.00	0.00	1.04	7.51e-1	412	23.9	95.6
	24	0.00	0.00	2.25e-1	1.03	262	38.1	62.2
	28	0.00	0.00	2.25e-1	1.03	262	38.1	63.4
	32	0.00	0.00	2.25e-1	1.03	262	38.1	62.9
	36	0.00	0.00	2.25e-1	1.03	262	38.1	63.0
	40	0.00	0.00	2.25e-1	1.03	262	38.1	62.5
	1024	0.00	0.00	2.25e-1	1.03	262	38.1	62.4
soft_max	base	2.23e-1	4.43e-2	3.49e-2	9.52e-2	88 1310 6.14 77 1310 6.14 77 1310 6.14 77 1310 6.14 77 795 6.14 77 795 6.14 77 795 6.14 72 889 3.28 72 889 3.28 72 641 6.20 72 641 6.20 73 262 38.1 73 262 38.1 73 262 38.1 73 262 38.1 73 262 38.1 73 262 38.1 73 262 38.1 73 262 38.1 73 262 38.1 74 262 38.1 74 262 38.1 74 262 38.1 75 262 38.1 74 262 38.1 75 262 38.1 74 263 <t< td=""><td>39.9</td></t<>	39.9	
	4	2.23e-1	8.87e-2	6.01e-2	1.27e-1	5053	9 6.14 1 6.13 1 6.13 1 6.13 0 6.14 0 6.14 0 6.14 0 6.14 0 6.14 0 6.14 5 6.14 5 6.14 5 6.14 5 6.14 5 6.14 5 3.28 9 3.28 1 6.20 9 23.2 2 23.9 2 38.1	38.3
	8	2.23e-1	8.87e-2	6.50e-2	1.44e-1	5053	6.13	43.1
	12	0.00	7.09e-1	2.53e-1	9.04e-1	3037	6.13	60.6
	16	0.00	7.09e-1	2.53e-1	9.04e-1	3037	6.13	59.0
	20	2.78	1.42	5.82e-1	1.16	2893	6.14	1.54e+2
	24	2.78	1.42	7.64e-1	1.39	2893	6.14	4.15e+2
	28	0.00	17.0	7.17	10.7	2277	6.14	9.14e+2
	32	0.00	17.0	7.17	10.7	2277	6.14	9.16e+2
	36	0.00	17.2	1.97	4.45	1684	6.14	4.66e+2

TABLE III: Latency, resource usage, and runtimes for all ${\tt BraggHLS}$ evaluations.

Unroll factor	BRAM	DSP	FF	LUT	Latency	Clock Period	Runtime
40	0.00	17.2	1.97	4.45	1684	6.14	4.60e+2
1024	0.00	17.2	1.97	4.45	1684	6.14	4.63e+2

Site Type	SLR0	SLR1	SLR2	SLR0 %	SLR1 %	SLR2 %
CLB	5047	52648	53900	9.18	97.50	99.81
CLBL	2773	28613	29227	9.47	97.72	99.82
CLBM	2274	24035	24673	8.86	97.23	99.81
CLB LUTs	19797	263733	311794	4.50	61.05	72.17
LUT as Logic	19797	263733	311794	4.50	61.05	72.17
using O5 output only	277	3944	4304	0.06	0.91	1.00
using O6 output only	17176	202564	266733	3.91	46.89	61.74
using O5 and O6	2344	57225	40757	0.53	13.25	9.43
LUT as Memory	0	0	0	0.00	0.00	0.00
LUT as Distributed RAM	0	0	0	0.00	0.00	0.00
LUT as Shift Register	0	0	0	0.00	0.00	0.00
CLB Registers	12527	286226	339820	1.42	33.13	39.33
CARRY8	244	5184	5184	0.44	9.60	9.60
Block RAM Tile	0	0	0	0.00	0.00	0.00
RAMB36/FIFO	0	0	0	0.00	0.00	0.00
RAMB18	0	0	0	0.00	0.00	0.00
URAM	0	0	0	0.00	0.00	0.00
DSPs	0	0	0	0.00	0.00	0.00
Unique Control Sets	189	2641	3179	0.17	2.45	2.94

 $\label{table V} \textbf{Super long line usage across super logic regions for $\tt BraggNN$}$

	Used	Fixed	Available	Util %
SLR2 ↔ SLR1	21366		23040	92.73
SLR1 → SLR2	2			< 0.01
SLR2 → SLR1	21364			92.73
SLR1 ↔ SLR0	3904		23040	16.94
$SLR0 \rightarrow SLR1$	2			< 0.01
$SLR1 \rightarrow SLR0$	3902			16.94
Total SLLs Used	25270			