

### School of Computer Science & Engineering


### **COMP9242 Advanced Operating Systems**

2021 T2 Week 09 Part 1

Security: Secure Operating Systems & Information Leakage

@GernotHeiser

Spectre/Meltdown material courtesy of Yuval Yarom (UAde) & Daniel Genkin (UMI)



## Copyright Notice

# These slides are distributed under the Creative Commons Attribution 3.0 License

- You are free:
  - to share—to copy, distribute and transmit the work
  - to remix—to adapt the work
- under the following conditions:
  - Attribution: You must attribute the work (but not in any way that suggests that the author endorses you or your use of the work) as follows:

"Courtesy of Gernot Heiser, UNSW Sydney"

The complete license text can be found at http://creativecommons.org/licenses/by/3.0/legalcode



# Secure Operating Systems

Principles



## What is a Secure OS?


An OS is *secure* if it enforces the system's *security policy*.

## Secure Operating Systems

**Secure OS:** [Jaeger: OS Security]

COMP9242 2021 T2 W09 Part 1: Secure OS & Leakage

Access enforcement satisfies the reference monitor concept





# Policy examples

Hierarchical (e.g. Bell-LaPadula): Directed information flow

- no read up
- no write down

### Isolation (e.g. VMs in public cloud):

- no read access to other VM
- no write access to other VM

#### Integrity:


 untrusted code must not write outside its space

#### Confinement:

- untrusted code must not leak secrets
- write access only to specific buffers



# Confinement Example



### Challenges:

- Prevent changes to security state
  - mandatory enforcement
- Covert channels




## How Secure Are Traditional OSes?

### E.g. Unix/Linux:

- Complete Mediation?
  - ioctl()/fcntl() modify state without write permission
  - no authorisation for some resources (eg. network)
- Tamperproof?
  - protection system discretionary users can change protection state
  - /proc etc: user processes modify kernel state
  - many privilege-escalation exploits
- Verifiable?
  - informal specification of functionality and security
  - huge TCB (kernel and all root processes)



## Resource Management



Server holds meta-data, caches, etc

- allocated on behalf of clients
- where from?

Common memory pool is insecure!

- Denial-of-service attacks
- Covert channels

#### Solutions:

- 1. Static partitioning
- 2. Resource-donation scheme



# Timing Channels

Principles




## Refresh: Timing Channels

### Information leakage through timing of events

Typically by observing response latencies or own execution speed

Covert channel: Information flow that bypasses the security policy



Side channel: Covert channel exploitable without insider help



# Causes of Timing Channels


### **Algorithmic**

```
if (secret) {
    short_operation(...);
} else {
    long_operation(...);
}

OS problem
    or not?
```

#### **Resource Contention**

- Software resources
  - OS abstractions
  - buffer cache...
- Hardware resources
  - caches etc
  - not visible at ISA (HW-SW contract)




Microarchitectural timing channels

Affect execution speed




## Shared Hardware: Stateless Interconnect



#### H/W is bandwidth-limited

- Interference during concurrent access
- Generally reveals no data or addresses
- Must encode info into access patterns
- Only usable as covert channel, not side channel

## Shared Hardware: Stateful Resources



Can be any state-holding microarchitectural feature:

- CPU caches
- branch predictor
- pre-fetcher state machines

## H/W is capacity-limited

- Interference during
  - concurrent access
  - time-shared access
- Collisions reveal addresses
- Usable as side channel



# Timing Channels


Example: LLC Side Channel



## Methodology: Prime and Probe







Spy observes

1. Fill cache with own data

2. Touch cache lines

Input Signal 3. Traverse cache,

measure execution time



Output

Signal

## Challenge: Slow LLC Access Times

- L1 (32 KiB) probe:
  - 64 sets \* 8 ways \* 4 cycles = 2,048 cycles
- Probing entire LLC is too slow, but single set is fast

- Small last-level cache (6 MiB):
  - 8,192 sets \* 12 ways \* ~30 cycles = ~3,000,000 cycles

- Approach:
  - Probe one or a few cache sets at a time
  - Find "interesting" sets ("eviction set") by looking for patterns

**Example:** Look for square code in square-and-multiply exponentiation of GnuPG




## Searching for square Code

```
Modular reduction: r = be mod m
long_int r (long_int b, m, e) {
    res = 1;
    for (i = n-1; i >= 0; i--) {
        if (e[i]) {
        r = mod (r * b, m);
        }
        return res;
    }
    return res;
}
Long computation
    if bit is set
```

Expected pattern: Bursts of activity separated by longer or shorter intervals indicating modular reduction operation

# Searching for square Code




# Timing Channels


**Evaluating Hardware** 



# Timing-Channel Prevention: Partition HW



## **Evaluating Intra-Core Channels**




### Methodology:

- Flush all caches on context switch
  - using all flush ops provided by HW
- Run prime&probe covert channel attack




# Methodology: Channel Matrix



- Conditional probability of observing time t, given input n.
- Represented as heat map: bright = high probability.



## I-Cache Channel With Full State Flush






# HiSilicon A53 Branch History Buffer

## **Branch history buffer (BHB)**

- Prediction of branch taken
- One-bit channel
- All reset operations applied






## Intel Haswell Branch Target Buffer

## **Branch target buffer**

- Prediction of branch destination
- All reset operations applied





# Result Summary: Measured Capacities


Channel	Sandy	Bridge	Has	well	Sky	lake	ARI	/I A9	ARI	A53
	raw	flush	raw	flush	raw	flush	raw	flush	raw	flush
L1 D-cache	4.0	0.04	4.7	0.43	3.3	0.18	5.0	0.11	2.8	0.15
L1 I-cache	3.7	0.85	0.46	0.36	0.37	0.18	4.0	1.0	4.5	0.5
TLB	3.2	0.47	3.2	0.18	2.5	0.11	0.33	0.16	3.4	0.14
ВТВ	2.0	1.7	4.1	1.6	1.8	1.9	1.1	0.07	1.3	0.64
ВНВ	1.0	1.0	1.0	1.0	1.0	1.0	1.0	0.01	1.0	0.5

Residual channels

Uncloseable channel on each processor studied!



## Intel Spectre Defences





# Speculating Desaster



# Instruction Pipelining

- Nominally, the processor executes instructions one after the other
- Instruction execution consists of multiple steps
  - Each uses a different unit

Instruction	Instruction	Argument	Evocuto	Write Back
Fetch	Decode	Fetch	Execute	VVIILE Dack



# Instruction Pipelining

- Nominally, the processor executes instructions sequentially
- Instruction execution consists of multiple steps
  - Each uses a different unit

COMP9242 2021 T2 W09 Part 1: Secure OS & Leakage

Pipelining concurrently instruction execution

Problem:
Dependencies

Inst fetch	Inst decode	Arg fetch	Execute	Write back
Inst fetch	Inst decode	Arg fetch	Execute	Write back
Inst fetch	Inst decode	Arg fetch	Execute	Write back
Inst fetch	Inst decode	Arg fetch	Execute	Write back
Inst fetch	Inst decode	Arg fetch	Execute	Write back

```
mulq $m0
add
     %rax, $A[0]
     8*2($np),%rax
     32 ($tp),$tp
     \$0,%rdx
mov
     %rdx, $A[1]
mula $m1
     %rax,$N[0]
     8($a,$j),%rax
     \$0,%rdx
     $A[0],$N[0]
add
adc \$0,%rdx
     $N[0],-24($tp)
     %rdx,$N[1]
mulq $m0
     %rax, $A[1]
     8*1($np), %rax
     \$0,%rdx
adc
     %rdx, $A[0]
mov
mula $m1
add
     %rax,$N[1]
     ($a,$j),%rax
     8($a,$j),%rax
    \$0,%rdv
adc
```

## **Out-of-Order Execution**

Execute instructions when data is available

IF	ID	AF	EX	WB
IF	ID		EX	WB
IF	ID	AF	EX	WB

b = 0? c = a / b; d = c + 5; e = f + g; Out-of-order is speculative!

Completed instructions wait in *reorder buffer* until all previous ones *retired* 

## **Out-of-Order Execution**

Abandon instructions if never executed in program order

IF	ID	AF	EX	WB
IF	ID	AF	EX	WB
IF	ID	AF	EX	WB

Also useful for branches

Speculative Execution and Branches


When execution reaches a branch:

- Predict outcome of branch
- Proceed (speculatively!) along predicted branch

Correct prediction: All good

Mis-prediction: Abandon and resume

Minor problem: Speculation pollutes cache!






# Speculating Desaster






# Meltdown: Speculative Load






## Meltdown: Speculative Loads






## Meltdown: Cache-Channel to Read




## Meltdown: Full Kernel Memory Disclosure




# Spectre: Branch Prediction (Variant 1)






# Spectre: Branch Prediction (Variant 1)



## Spectre: Branch Prediction (Variant 1)



## Reaction

consistent with spec, i.e. ISA

Steve Smith, Corporate vice president, Intel

"The processor is, in fact, operating as it is designed," Smith said. "And in every case, it's been this side-channel approach that the researchers used to gain information even while the processor is executing normally its intended functions."

#### Inevitable conclusion:

- This ISA is an insufficient contract for building secure systems
- We need a new hardware-software contract!

