


Testing: efter fabrication: I Functional testing: ex. CPU IGHz, 32 inputs ->#test vectors = 232 = 4x109 vectors time = 4x109 s 4 sec. 64 input -> # lest voctors , 24 = 2×10 vectors time 5 2 x 109 3 585 years. 2 structural testing: -- if we do it by 1 -> 4 vectors ex. adders 1) you can test, S. stuck at O, C stuck at 1 so'l ② S → stuck at I, C → stuck at I, S → stuck at 0 75% 3 8- sal, C- sal, C- sab (1) 5 - sal, c -> sal, c " Fault modeling : 1) node stuck at 0 1 node stuck at 1 & Path sensitization method (2 - value logic): assume each note in the circuit has either (sai, sais)

) Bocktrace phase: send the non-fault value under consideration.

2) propagation phase so steer the value of the node under considerations to one of the outputs.

nput -> control output - deene.



· test nade 10:

- @ assume D sal
- ① Backtrace phase; send 0 to 0 \Rightarrow AB = 0 \Rightarrow $\overrightarrow{AB} = 0$
- => E=0 non-faulty. ① propagation phase: C=1

D) assume
$$O$$
 sao
 O send 1 to O : $AB = 1 \Rightarrow AB = 11$

$$\square \text{ send I to } A$$

$$\square \text{ Send I to } A$$

$$\square \text{ B = I} \implies \square \text{ A = I non-Raully}$$

$$\square \text{ B = I} \implies \square \text{ Poult (sao)}$$

$$\Rightarrow C=1 \rightarrow E=1$$
 non-faulty-
fault (sao)

Fault (sao)

$$\frac{\cdot \forall sao}{\exists send 1} \text{ to } y \Rightarrow Ax = 1 \Rightarrow AB = 10$$
 $\exists z \text{ must be o}$
 $\exists z \text{ must be o}$

$$\frac{df}{dt} = f(x_1 = 0) \oplus f(x_2 = 1)$$

$$\square$$
 z is sensitive to node x; , $\frac{df}{dx} = 1$

1 to best x; sao
$$\Rightarrow$$
 x; $\frac{\sqrt{3}}{\sqrt{3}}$ = $\frac{13}{3}$ 1

B to best x; sal
$$\Rightarrow$$
 (xi) $\frac{dz}{dx}$? 1

F(A, B, C) =
$$AB + BC$$

$$\frac{dF}{dA} = F(A=0) \oplus F(A=1)$$

$$= \beta C'\beta' + (\beta' + C)\beta$$

• A F is sensitive to A when
$$BC = 1 \rightarrow \overrightarrow{BC} = 111$$

·B A sat when; A'BC =
$$4$$
 \Rightarrow \overline{ABC} = 0.11

$$dB$$
 = 0 \oplus (A+C') = A+C'

$$\begin{array}{cccc}
A+C & -1 & AC \\
\hline
 & 0 & \\
\hline
 & 0$$


. B sa 1
$$\rightarrow$$
 B'(A+C') = 1
R(A+C') = 1


intestable faults: partially intestable / completely untestable. E = AB + B = (A + 1)B = B $\frac{\partial E}{\partial x} = E(x=0) \oplus E(x=1)$ 5 B () 1 5 B' • E is sensitive to x when $B'=1 \rightarrow B=0$ E = X + B must be $\frac{1}{x} = AB$ X = AB X = AB X = ABContradiction - x is untestable (A,B)'. B' = ?1 B = 0 don't care (A=0, B=0 / - partially testable. A' + B' . B' A'B' + B'B' (A'+1) 13' -> (B=0), A is don't care - exter 1 or zero


· Foult collapsing: 1) fault equivelance: 2 or more faults & said to be eq. if they have the same test vectors.

$$a sao: \begin{bmatrix} a & b \\ 1 & 1 \end{bmatrix} = \begin{bmatrix} b sao \\ a & b \\ 1 & 1 \end{bmatrix} = \begin{bmatrix} c sao \\ a & b \\ 1 & 1 \end{bmatrix}$$

W - Route fi is said to dominate fault for if the test vector of f2 are subset of test voctors of fi $\begin{array}{c|c}
\hline
a & b & c \\
\hline
o & o & o \\
\hline
1 & 1 & 1 \\
\hline
\end{array}$ f. dominates fz - for the minimum test vectors - we remove fi · Dasign for testability (DFT): 1) ADHOC DFT = minor changes on the circuit. For controlability of observability 51 | 52 2) structured DFT rey -> for scan design (shifting. -> reg. either scan reg. or shift reg. to insert data) in ocan mode. (senally) 3) Built-in Belf test (BIST): acto. do the test > reg CL > rg > in normal mode -> work in parallel. (registers.) lest generator lest analyzer a countor, we use linear feedback shift reg. (LFSR) L we don't use as








- . TA: 1) single signature input reg. (5ISR)
 - 2) multiple input signature reg. (MISR)





LFSR with extra input to the LFSR coming from the circuit under Test (CUT)