Circuits: → synchronous → 1) change of clk 2) memory elements → FF's

asynchronous → 1) change in var. 2) unclocked FF's, time delay.

stable: when out. is the same as in, feedback → seq. circuit.



Fundemental mode → only one in. can be changed at a time.

$Y_1 = xy_1 + x'y_2$

y_1y_2 \ x	0	1
00	0	0
01	1	0
11	1	1
10	0	1

$Y_2 = xy_1' + x'y_2$

y_1y_2 \ x	0	1
00	0	1
01	1	1
11	1	0
10	0	0

y_1y_2 \ x	0	1
[00]	(00)	01
01	11	(01)
11	(11)	10
10	00	(10)

Transition table

- Flow table: Letters or symbols

	0	1 (x)
a	(a)	b
b	c	(b)
c	(c)	d
d	a	(d)

→ primitive flow table → it has only one steady state table in each row. ↓ state.

- race → when we have 2 or more state var.

types: 1 non critical race:

final state that circuit reaches doesn't depend on the order in which the state var. change.

$00 \rightarrow \underline{11}$, $00 \rightarrow 10 \rightarrow \underline{11}$, $00 \rightarrow 01 \rightarrow \underline{11}$

2 critical race: $00 \rightarrow 01 \rightarrow 11$, $00 \rightarrow 11$, $00 \rightarrow \underline{10}$ ↳ stable state

Final stable state depends on the order in which state var. change.

3 cycle: goes through a seq. of unstable states.

- SR Latch:



S	R	Q	Q'	
1	0	1	0	set
0	0	1	0	no change
0	1	0	1	reset
0	0	0	1	no change
1	0	1	0	set
1	1	0	0	?

$Y = SR' + R'y$



y \ SR	00	01	11	10
0	0	0	0	1
1	1	0	0	1

$Y = yR' + SR'$

$Y = yR' + S$ when $SR = 0$

y	Y	S	R
0	0	0	x
0	1	1	0
1	1	x	0
1	0	0	1

excitation table



	D	G	Q	
a	0	0	0	after b, e
b	0	1	0	a, ~~X~~
c	0	0	1	~~X~~, f,
d	0	1	1	~~X~~
e	1	0	0	
f	1	0	1	
g	1	1	0	~~X~~
h	1	1	1	



(e, ~~A~~), (~~d~~/a), (~~f~~, d) (c, ~~f~~)
(e/b), (~~e~~, b) (e, ~~f~~)

	D	G	Q	notes
a	0	0	0	~~c~~, ~~d~~
b	0	0	1	~~e~~
c	0	1	0	~~a~~, ~~b~~, ~~f~~
d	1	0	0	~~a~~, ~~e~~
e	1	0	1	~~b~~, ~~f~~
f	1	1	1	c, d, e

	00	01	11	10
a	(a), 0	c, -	-, -	d, -
b	(b), 1	c, -	-, -	e, -
c	a, -	(c), 0	f, -	-, -
d	a, -	-, -	f, -	(d), 0
e	b, -	-, -	f, -	(e), 1
f	-, -	c, -	(f), 1	f, -



A
(a, d/c)
(f, b, e)

Testing: after fabrication:

[1] Functional testing:

ex. CPU 1GHz, 32 inputs → # test vectors = 2^{32} = 4×10^9 vectors

time = $\frac{4 \times 10^9}{1 \times 10^9}$ = 4 sec.

64 input → # test vectors = 2^{64} = 2×10^{19} vectors

time = $\frac{2 \times 10^{19}}{1 \times 10^9}$ = 585 years.

[2] structural testing:

→ if we do it by [1] → 4 vectors

ex. adder:

A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

→ [2] → 2 vectors

① 01 / 10 | ② 00 / 01 | ③ 00 / 11 | ④ 10 / 11

① you can test, S → stuck at 0, C stuck at 1 50%

② S → stuck at 1, C → stuck at 1, S → stuck at 0 75%

③ S → sa1, C → sa1, C → sa0 75%

④ S → sa1, C → sa1, C → sa0, S → sa0 ✓✓ the best 100%

* Fault modeling: ① node stuck at 0 ② node stuck at 1

* Path sensitization method (2-value logic): assume each node in the circuit has either (sa1, sa0)

1) Backtrace phase: send the non-fault value under consideration.

2) propagation phase: steer the value of the node under considerations to one of the outputs.

input → control
output → observe.



- test node D:

① assume D sa1

① Backtrace phase ; send 0 to D ⇒ AB = 0 ⇒ $\overrightarrow{AB}$ = 00 / 01 / 10

② propagation phase : C = 1 ⇒ E = 0 non-faulty.
E = 1 sa1 (Fault)

$\overrightarrow{ABC}$: 001 — 3-TV

$\overrightarrow{ABC}$: 101

$\overrightarrow{ABC}$: 011

② assume D sa0

[1] send 1 to D : AB = 1 ⇒ $\overrightarrow{AB}$ = 11

[2] C = 1 ⇒ E = 1 non-faulty
E = 0 (Fault) sa0

$\overrightarrow{ABC}$: 111 — 1-TV

- test A sa0

[1] send 1 to A

[2] B = 1 ⇒ D = A = 1 non-faulty
D = 0 fault (sa0)

⇒ C = 1 ⇒ E = 1 non-faulty
E = 0 fault (sa0)

$\overrightarrow{ABC}$: 111

---

ex.



- y sa0

[1] send 1 to y ⇒ Ax = 1 ⇒ $\overrightarrow{AB}$ = 10

[2] z must be 0

Cw = 1 : 11 / 10 / 01

C D : 1 0 / 1 1 / 0 0

F = 1 → non-faulty

F = 0 → fault

Test vectors

A	B	C	D
1	0	1	0
1	0	1	1
1	0	0	0

- D algorithm (5-value logic)

1) logic 1

2) logic 0

3) D : 1 (no-fault), 0 (faulty)

4) D' : (0 = no-fault)

1 (Fault)

5) X : unknown

• Boolean difference:



$z = f(x_1, x_2, x_3, \dots, x_n)$

$\frac{df}{dx_i} = f(x_i == 0) \oplus f(x_i == 1)$

[1] z is sensitive to node x_i , $\frac{df}{dx_i} = 1$

[2] to test x_i sa0 $\Rightarrow$ $x_i \frac{dz}{dx_i} \overset{??}{=} 1$

[3] to test x_i sa1 $\Rightarrow$ $(x_i)' \frac{dz}{dx_i} \overset{??}{=} 1$

Ex:



• test node A

$F(A,B,C) = AB + BC'$

$\frac{dF}{dA} = F(A=0) \oplus F(A=1)$

$= (BC') \oplus (B + BC')$

$= (BC') \oplus B$

$= BC'B' + (B' + C)B$

$= 0 + CB$

$= \boxed{BC}$

• [A] F is sensitive to A when $BC = 1 \rightarrow \overrightarrow{BC} = 11$

• [B] A sa0 when: $ABC = 1 \Rightarrow \overrightarrow{ABC} = 111$

• [C] A sa1 when: $A'BC = 1 \Rightarrow \overrightarrow{A'BC} = 011$

• to test node B:

$\frac{dF}{dB} = 0 \oplus (A + C') = A + C'$

• F is sensitive to B when $A + C' = 1$

$A + C'$	$\overrightarrow{AC}$
1 0	1 1
0 1	0 0
1 1	1 0

• B sa1 $\rightarrow$ $B'(A + C') = 1$

• B sa0 $\rightarrow$ $B(A + C') = 1$

$\overrightarrow{ABC}$
0 0 0
1 0 1
1 0 0

$\overrightarrow{ABC}$
1 1 1
0 1 0
1 0 0

untestable faults: partially untestable / completely untestable.

ex. in boolean.



$E = x + B$

$E = AB + B = (A+1)B = \boxed{B}$

1. $\frac{dE}{dx} = E(x=0) \oplus E(x=1)$

$= B \oplus 1 = \boxed{B'}$

- E is sensitive to x when $B' = 1 \rightarrow \boxed{B = 0}$

2. x sa0 $\rightarrow$ $(x^{*}) B' = 1$

$(1 \cdot 0) = 1$ $\rightarrow B = 0$, $x = 1$

must be one / zero

$x = AB$ → zero

contradiction → x is untestable

3. x sa1 $\rightarrow$ $x' \cdot B' = 1$

$\boxed{B = 0}$

$\boxed{x = 0}$

$x = AB$

$\boxed{A=0, B=0}$ ✓ → partially testable.

don't care

$(A.B)' \cdot B' = ?1$

$A' + B' \cdot B'$

$A'B' + B'B'$

$(A' + 1) B'$

$\boxed{B' = 1}$

→ $\boxed{B = 0}$, A is don't care → either 1 or zero

- Fault collapsing: 1) fault equivalance : 2 or more faults are said to be eq. if they have the same test vectors.

a sa0 : $\boxed{a\ b;\ 1\ 1} \equiv$ b sa0 $\boxed{a\ b;\ 1\ 1} \equiv$ c sa0 $\boxed{a\ b;\ 1\ 1}$



x sa0 ≡ y sa1

y sa0 ≡ x sa1

a sa0 ≡ b sa0 ≡ c sa1

Fault dominance : Fault f_1 is said to dominate Fault f_2 if the test vectors of f_2 are subset of test vectors of f_1

f_1		
a	b	c
0	0	0
1	1	1
1	0	1

f_2		
a	b	c
0	0	0
1	1	1

f_1 dominates f_2 → for the minimum test vectors → we remove f_1

- Design for testability (DFT) :

1) ADHOC DFT : minor changes on the circuit. for controlability & observability



2) structured DFT



reg → for scan design (shifting. → reg. either scan reg. or shift reg. to insert data) in scan mode. (serially)

3) Built-in self test (BIST) : auto. do the test

in normal mode → work in parallel. (registers.)

in test mode



└ we don't use as a counter, we use linear feedback shift reg. (LFSR)

• LFSR :

• 3 - bit LFSR :





$x^3 + x^2 + 1$ → prime polynomial.

comp $x^3 + x + 1$

• TA : 1) single signature input reg. (SISR)

2) multiple input signature reg. (MISR)

• SISR :



LFSR with extra input to the LFSR coming from the circuit under Test (CUT)