Project1: Spartan6 - DSP48A1

Malak Waleed Fouad

RTL code:

```
.data_in(B1_in),
.data_out(B1_out));
     assign BCOUT = B1 out;
    // Multiplying
assign M_in = A1_out * B1_out;
    ff_mux #(
    .RSTTYPE(RSTTYPE),
            .REG(MREG),
.SIZE(MULTIPLIER_SIZE)) M_reg (
                 .clk(clk),
.clk_en(CEM),
                   .rst(RSTM),
.data_in(M_in),
.data_out(M_out));
          ff_mux #(
.RSTTYPE(RSTTYPE),
           .RSTIYPE(RSTIYPE),
.REG(CARRYINREG),
.SIZE(1) CARRYIN_reg (
.clk(clk),
.clk_en(CECARRYIN),
.rst(RSTCARRYIN),
.data_in(CARRYIN_in),
.data_out(CARRYIN_out));
    // c input
ff_mux #(
      ff_mux #(
.RSTTYPE(RSTTYPE),
             .REG(CREG),
.SIZE(CONCATEMATED_SIZE)) C_reg (
.clk(clk),
.clk_en(CEC),
.rst(RSTC),
.data_in(C),
                     .data out(C out));
     // Post-adder
assign {CARRYOUT_in, post_adder_out} = (OPMODE_out[7]) ? Z_out - (X_out + CARRYIN_out) : Z_out + X_out + CARRYIN_out;
     // Output
ff_mux #(
    .RSTTYPE(RSTTYPE),
            .REG(PREG),
.SIZE(CONCATENATED_SIZE)) P_reg (
    .SIZE(CONCATENATED_SIZE)) P_re
.clk(clk),
.clk_en(cEP),
.rst(RSTP),
.data_in(post_adder_out),
.data_out(p_out));
assign P = p_out;
assign PCOUT = p_out;
     // Carry out

ff_mux #(

.RSTTYPE(RSTTYPE)
        .RSTTYPE(RSTTYPE),
        .REG(CARRYOUTREG),
.SIZE(1)) CARRYOUT_reg (
              .clk(clk),
.clk en(CECARRYIN),
               .rst(RSTCARRYIN),
.data_in(CARRYOUT_in),
.data_out(CARRYOUT_out));
assign CARRYOUT = CARRYOUT_out;
assign CARRYOUTF = CARRYOUT_out;
```

endmodule

Testbench code:

```
DSPABAL dut (

A, B, C, D, CIK, CARRYIN, DOPMODE, BCIN, PCIN, RSTA, RSTB, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPCODE,

CEA, CEB, CEH, CEP, CEC, CED, CECARRYIN, CEOPCODE, BCOUT, P. M, CARRYOUT, CARRYOUTF);

// clock generation

initial begin

forever begin

g clk = ~clk;

end

scour temp = 0;

M. temp = 0;

M. temp = 0;

M. temp = 0;

P. temp = 0;

SSTD = 1;

SSTD
```

```
| CEP = 1; | CEC = 1; | CEO = 1;
```

```
| RSTD = 0; | RSTCARRYIN = 0;
```

```
PCOUT !== 0) begin
$display("Error");
                $stop;
        end if(CARRYOUT !== 0) begin
                $stop;
       if(CARRYOUTF !== 0) begin
    $display("Error");
    $stop;
end
OPMODE [1:0] = 1;

OPMODE [3:2] = 3;

OPMODE [4] = 1;

OPMODE [5] = 1;

OPMODE [6] = 0;
 OPMODE [7] = 0; // mathimatical operations: BOUT = D+B, M = (D+B)*A, {CARRYOUT = CARRYOUTF, P = POUT} = (D+B)*A+C+CARRYIN repeat(10) begin // Randomize inputs
     // Randomize
A = $random;
       B = $random;
C = $random;
       CARRYIN = $random;
BCIN = $random;
PCIN = $random;
       BCOUT_temp = D + B;
M_temp = BCOUT_temp * A;
        (CARRYOUT_temp, P_temp) = M_temp + C + OPMODE [5];
(Ingedge clk);
if(BCOUT !== BCOUT_temp) begin
        @(negedge clk);
if(BCOUT !== BCOUT_temp) begin
    $display("Error, BCOUT_temp = %h", BCOUT_temp);
    $stop;
       end

@(negedge clk);

if(M !== M_temp) begin

$display("Error, M_temp = %h", M_temp);
      Pacep,

and

@(negedge clk);

if({CARRYOUT, P} !== {CARRYOUT_temp, P_temp}) begin

$display("Error, {CARRYOUT_temp, P_temp} = %h", {CARRYOUT_temp, P_temp});

face:

...
```


Do file:

if({CARRYOUTF, PCOUT} !== {CARRYOUT_temp, P_temp}) begin
 \$display("Error");

\$monitor("A= %h, B= %h, C= %h, D= %h, CARRYIN= %h, BCIN= %h, PCIN = %h, OPMODE= %b BCOUT= %h, M= %h, P= %h, PCOUT= %h, CARRYOUT= %h, CARRYOUF= h",


```
vlib work
vlog reg_mux.v design_code.v testbench.v
vsim -voptargs=+acc work.DSP48A1_tb
add wave *
run -all
#quit -sim
```

QuestaSim snippets:





Constraints file:


Elaboration:





Synthesis:













Implementation:









Linting:

