

Project1: Spartan6 - DSP48A1

Malak Waleed Fouad

RTL code:

```
reg_mux.v
1 module ff_mux (clk, clk_en, rst, data_in, data_out);
2     parameter RSTTYPE = "SYNC";
3     parameter REG = 0;
4     parameter SIZE = 18;
5     input clk, clk_en, rst;
6     input [SIZE-1 : 0] data_in;
7     output [SIZE-1 : 0] data_out;
8
9     reg [SIZE-1 : 0] sync_rst_reg_out;
10    reg [SIZE-1 : 0] async_rst_reg_out;
11    reg [SIZE-1 : 0] no_reg_out;
12
13    always @(posedge clk) begin
14        if (clk_en) begin
15            if (rst == 1)
16                sync_rst_reg_out <= 0;
17            else
18                sync_rst_reg_out <= data_in;
19        end
20    end
21
22    always @(posedge clk or posedge rst) begin
23        if (clk_en) begin
24            if (rst == 1)
25                async_rst_reg_out <= 0;
26            else
27                async_rst_reg_out <= data_in;
28        end
29    end
30
31    assign data_out = (!REG) ? data_in : (RSTTYPE == "SYNC") ? sync_rst_reg_out : async_rst_reg_out;
32
33 endmodule
```

```
design_code.v
1 module DSP48A1 (A, B, C, D, clk, CARRYIN, OPMODE, BCIN, PCIN,
2     RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPCODE,
3     CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPCODE,
4     BCOUT, PCOUT, P, M, CARRYOUT, CARRYOUTF);
5
6     parameter ADDER_SIZE = 18;
7     parameter CONCATENATED_SIZE = 48;
8     parameter MULTIPLIER_SIZE = 36;
9     parameter OPMODE_SIZE = 8;
10    parameter A0REG = 0;
11    parameter A1REG = 0;
12    parameter B0REG = 0;
13    parameter B1REG = 0;
14    parameter CREG = 1;
15    parameter DREG = 1;
16    parameter MREG = 1;
17    parameter PREG = 1;
18    parameter CARRYINREG = 1;
19    parameter CARRYOUTREG = 1;
20    parameter OPMODEREG = 1; //pipeline register on or off paramters
21    parameter CARRYINSEL = "OPMODES"; //available values OPMODES or CARRYIN
22    parameter B_INPUT = "DIRECT"; //available values DIRECT or CASCADE
23    parameter RSTTYPE = "SYNC"; // all resets type available values SYNC or ASYNC
24
25    input [ADDER_SIZE-1 : 0] A, B, D, BCIN;
26    input [CONCATENATED_SIZE-1 : 0] C, PCIN;
27    input [OPMODE_SIZE-1 : 0] OPMODE;
28    input clk, CARRYIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPCODE, CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPCODE;
29
30    output [ADDER_SIZE-1 : 0] BCOUT;
31    output [MULTIPLIER_SIZE-1 : 0] M;
32    output [CONCATENATED_SIZE-1 : 0] P, PCOUT;
33    output CARRYOUT, CARRYOUTF;
34
35    wire [ADDER_SIZE-1 : 0] A0_out, A1_out, B0_in, B0_out, B1_in, B1_out, D_out, pre_adder_out;
36    wire [MULTIPLIER_SIZE-1 : 0] M_in, M_out;
37    wire [CONCATENATED_SIZE-1 : 0] C_out, p_out, concatenated_in, X_out, Z_out, post_adder_out;
```

```

38 wire CARRYIN_in, CARRYIN_out, CARRYOUT_in, CARRYOUT_out;
39 wire [OPMODE_SIZE-1 : 0] OPMODE_out;
40
41 // Opmode input
42 ff_mux #(
43     .RSTTYPE(RSTTYPE),
44     .REG(OPMODEREG),
45     .SIZE(OPMODE_SIZE)) OPMODE_reg (
46     .clk(clk),
47     .clk_en(CEOPCODE),
48     .rst(RSTOPCODE),
49     .data_in(OPMODE),
50     .data_out(OPMODE_out));
51
52 // A input
53 ff_mux #(
54     .RSTTYPE(RSTTYPE),
55     .REG(A0REG),
56     .SIZE(ADDER_SIZE)) A0_reg (
57     .clk(clk),
58     .clk_en(CEA),
59     .rst(RSTA),
60     .data_in(A),
61     .data_out(A0_out));
62 ff_mux #(
63     .RSTTYPE(RSTTYPE),
64     .REG(A1REG),
65     .SIZE(ADDER_SIZE)) A1_reg (
66     .clk(clk),
67     .clk_en(CEA),
68     .rst(RSTA),
69     .data_in(A0_out),
70     .data_out(A1_out));
71
72 // D input

```

```

73 ff_mux #(
74     .RSTTYPE(RSTTYPE),
75     .REG(DREG),
76     .SIZE(ADDER_SIZE)) D_reg (
77     .clk(clk),
78     .clk_en(CED),
79     .rst(RSTD),
80     .data_in(D),
81     .data_out(D_out));
82
83 // B input
84 assign B0_in = (B_INPUT == "DIRECT") ? B : (B_INPUT == "CASCADE") ? BCIN : 0;
85
86 ff_mux #(
87     .RSTTYPE(RSTTYPE),
88     .REG(B0REG),
89     .SIZE(ADDER_SIZE)) B0_reg (
90     .clk(clk),
91     .clk_en(CEB),
92     .rst(RSTB),
93     .data_in(B0_in),
94     .data_out(B0_out));
95
96 // Pre-adder
97 assign pre_adder_out = (OPMODE_out[6]) ? D_out - B0_out : D_out + B0_out;
98
99 assign B1_in = (OPMODE_out[4]) ? pre_adder_out : B0_out;
100
101 ff_mux #(
102     .RSTTYPE(RSTTYPE),
103     .REG(B1REG),
104     .SIZE(ADDER_SIZE)) B1_reg (
105     .clk(clk),
106     .clk_en(CEB),
107     .rst(RSTB),

```

```

108     .data_in(B1_in),
109     .data_out(B1_out));
110 assign BCOUT = B1_out;
111
112 // Multiplying
113 assign M_in = A1_out * B1_out;
114
115 ff_mux #(
116     .RSTTYPE(RSTTYPE),
117     .REG(MREG),
118     .SIZE(MULTIPLIER_SIZE)) M_reg (
119     .clk(clk),
120     .clk_en(CEM),
121     .rst(RSTM),
122     .data_in(M_in),
123     .data_out(M_out));
124
125 assign M = M_out;
126
127 // Carry in
128 assign CARRYIN_in = (CARRYINSEL == "CARRYIN") ? CARRYIN : (CARRYINSEL == "OPMODES") ? OPMODE_out[5] : 0;
129 ff_mux #(
130     .RSTTYPE(RSTTYPE),
131     .REG(CARRYINREG),
132     .SIZE(1)) CARRYIN_reg (
133     .clk(clk),
134     .clk_en(CECARRYIN),
135     .rst(RSTCARRYIN),
136     .data_in(CARRYIN_in),
137     .data_out(CARRYIN_out));
138
139 // C input
140 ff_mux #(

```

```

140     ff_mux #(
141         .RSTTYPE(RSTTYPE),
142         .REG(CREG),
143         .SIZE(CONCATENATED_SIZE)) C_reg (
144         .clk(clk),
145         .clk_en(CEC),
146         .rst(RSTC),
147         .data_in(C),
148         .data_out(C_out));
149
150 // X multiplexer
151 assign X_out = (OPMODE_out[1:0] == 2'b00) ? 0 : (OPMODE_out[1:0] == 2'b01) ? M_out : (OPMODE_out[1:0] == 2'b10) ? p_out : {D[11:0], A[17:0], B[1
152
153 // Z multiplexer
154 assign Z_out = (OPMODE_out[3:2] == 2'b00) ? 0 : (OPMODE_out[3:2] == 2'b01) ? PCIN : (OPMODE_out[3:2] == 2'b10) ? p_out : C_out;
155
156 // Post-adder
157 assign (CARRYOUT_in, post_adder_out) = (OPMODE_out[7]) ? Z_out - (X_out + CARRYIN_out) : Z_out + X_out + CARRYIN_out;
158
159 // Output
160 ff_mux #(
161     .RSTTYPE(RSTTYPE),
162     .REG(PREG),
163     .SIZE(CONCATENATED_SIZE)) P_reg (
164     .clk(clk),
165     .clk_en(CEP),
166     .rst(RSTP),
167     .data_in(post_adder_out),
168     .data_out(p_out));
169 assign P = p_out;
170 assign PCOUT = p_out;
171
172 // Carry out
173 ff_mux #(
174     .RSTTYPE(RSTTYPE),

```

```

174     .RSTTYPE(RSTTYPE),
175     .REG(CARRYOUTREG),
176     .SIZE(1)) CARRYOUT_reg (
177     .clk(clk),
178     .clk_en(CECARRYIN),
179     .rst(RSTCARRYIN),
180     .data_in(CARRYOUT_in),
181     .data_out(CARRYOUT_out));
182
183 assign CARRYOUT = CARRYOUT_out;
184 assign CARRYOUTF = CARRYOUT_out;
185
186
187 endmodule

```

Testbench code:

```
testbench.v
1  module DSP48A1_tb();
2
3      parameter ADDER_SIZE = 18;
4      parameter CONCATENATED_SIZE = 48;
5      parameter MULTIPLIER_SIZE = 36;
6      parameter OPMODE_SIZE = 8;
7      parameter AOREG = 0;
8      parameter AIREG = 0;
9      parameter BOREG = 0;
10     parameter BIREG = 0;
11     parameter CREG = 1;
12     parameter DREG = 1;
13     parameter MREG = 1;
14     parameter PREG = 1;
15     parameter CARRYINREG = 1;
16     parameter CARRYOUTREG = 1;
17     parameter OPMODEREG = 1; //pipeline register on or off paramters
18     parameter CARRYINSEL = "OPMODES"; //available values OPMODES or CARRYIN
19     parameter B_INPUT = "DIRECT"; //available values DIRECT or CASCADE
20     parameter RSTTYPE = "SYNC"; // all resets type available values SYNC or ASYNC
21
22     reg [ADDER_SIZE-1 : 0] A, B, D, BCIN;
23     reg [CONCATENATED_SIZE-1 : 0] C, PCIN;
24     reg [OPMODE_SIZE-1 : 0] OPMODE;
25     reg clk, CARRYIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPCODE, CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPCODE;
26
27     wire [ADDER_SIZE-1 : 0] BCOUT;
28     wire [MULTIPLIER_SIZE-1 : 0] M;
29     wire [CONCATENATED_SIZE-1 : 0] P, PCOUT;
30     wire CARRYOUT, CARRYOUTF;
31
32     reg [ADDER_SIZE-1 : 0] BCOUT_temp;
33     reg [MULTIPLIER_SIZE-1 : 0] M_temp;
34     reg [CONCATENATED_SIZE-1 : 0] P_temp;
35     reg CARRYOUT_temp;
36
37     // DUT instantiation
```

```
38     DSP48A1 dut (
39         A, B, C, D, clk, CARRYIN, OPMODE, BCIN, PCIN, RSTA, RSTB, RSTM, RSTP, RSTC, RSTD, RSTCARRYIN, RSTOPCODE,
40         CEA, CEB, CEM, CEP, CEC, CED, CECARRYIN, CEOPCODE, BCOUT, PCOUT, P, M, CARRYOUT, CARRYOUTF);
41
42     // clock generation
43     initial begin
44         clk = 1;
45         forever begin
46             #2 clk = ~clk;
47         end
48     end
49
50     initial begin
51         BCOUT_temp = 0;
52         M_temp = 0;
53         P_temp = 0;
54         CARRYOUT_temp = 0;
55         RSTA = 1;
56         RSTB = 1;
57         RSTM = 1;
58         RSTP = 1;
59         RSTC = 1;
60         RSTD = 1;
61         RSTCARRYIN = 1;
62         RSTOPCODE = 1;
63         A = 18'h3_FFFF;
64         B = 18'h3_FFFF;
65         C = 48'hFFFF_FFFF_FFFF;
66         D = 18'h3_FFFF;
67         CARRYIN = 1;
68         OPMODE = 0;
69         BCIN = 0;
70         PCIN = 48'hFFFF_FFFF_FFFF;
71         CEA = 1;
72         CEB = 1;
73         CEM = 1;
```

```

74 CEP = 1;
75 CEC = 1;
76 CED = 1;
77 CECARRYIN = 1;
78 CEOPCODE = 1;
79 @(negedge clk);
80 if(P != 0) begin
81     $display("Error");
82     $stop;
83 end
84 if(PCOUT != 0) begin
85     $display("Error");
86     $stop;
87 end
88 // if(BCOUT != 0) begin
89 //     $display("Error");
90 //     $stop;
91 // end // BIREG = 0
92 if(M != 0) begin
93     $display("Error");
94     $stop;
95 end
96 if(CARRYOUT != 0) begin
97     $display("Error");
98     $stop;
99 end
100 if(CARRYOUTF != 0) begin
101     $display("Error");
102     $stop;
103 end
104 RSTA = 0;
105 RSTB = 0;
106 RSTM = 0;
107 RSTP = 0;
108 RSTC = 0;

```

```

109 RSTD = 0;
110 RSTCARRYIN = 0;
111 RSTOPCODE = 0;
112
113 // OPCODE bits
114 OPCODE[1:0] = 0;
115 OPCODE[3:2] = 0;
116 OPCODE [4] = 0;
117 OPCODE [5] = 0;
118 OPCODE [6] = 0;
119 OPCODE [7] = 0; // mathematical operations: BOUT = B, M = B*A, P = POUT = 0, CARRYOUT = CARRYOUTF = 0
120 repeat(10) begin
121     // Randomize inputs
122     A = $random;
123     B = $random;
124     C = $random;
125     D = $random;
126     CARRYIN = $random;
127     BCIN = $random;
128     PCIN = $random;
129     @(negedge clk);
130     if(BCOUT != B) begin
131         $display("Error");
132         $stop;
133     end
134     @(negedge clk);
135     if(M != B*A) begin
136         $display("Error");
137         $stop;
138     end
139     @(negedge clk);
140     if(P != 0) begin
141         $display("Error");
142         $stop;
143     end
144 end

```

```

144         if(PCOUT != 0) begin
145             $display("Error");
146             $stop;
147         end
148         if(CARRYOUT != 0) begin
149             $display("Error");
150             $stop;
151         end
152         if(CARRYOUTF != 0) begin
153             $display("Error");
154             $stop;
155         end
156     end
157     // OPCODE bits
158     OPCODE[1:0] = 1;
159     OPCODE[3:2] = 3;
160     OPCODE [4] = 1;
161     OPCODE [5] = 1;
162     OPCODE [6] = 0;
163     OPCODE [7] = 0; // mathematical operations: BOUT = D+B, M = (D+B)*A, {CARRYOUT = CARRYOUTF, P = POUT} = (D+B)*A+C+CARRYIN
164     repeat(10) begin
165         // Randomize inputs
166         A = $random;
167         B = $random;
168         C = $random;
169         D = $random;
170         CARRYIN = $random;
171         BCIN = $random;
172         PCIN = $random;
173         BOUT_temp = D + B;
174         M_temp = BOUT_temp * A;
175         {CARRYOUT_temp, P_temp} = M_temp + C + OPCODE [5];
176         @(negedge clk);
177         if(BOUT != BOUT_temp) begin

```

```

176         @(negedge clk);
177         if(BOUT != BOUT_temp) begin
178             $display("Error, BOUT_temp = %h", BOUT_temp);
179             $stop;
180         end
181         @(negedge clk);
182         if(M != M_temp) begin
183             $display("Error, M_temp = %h", M_temp);
184             $stop;
185         end
186         @(negedge clk);
187         if({CARRYOUT, P} != {CARRYOUT_temp, P_temp}) begin
188             $display("Error, {CARRYOUT_temp, P_temp} = %h", {CARRYOUT_temp, P_temp});
189             $stop;
190         end
191         if({CARRYOUTF, PCOUT} != {CARRYOUT_temp, P_temp}) begin
192             $display("Error");
193             $stop;
194         end
195     end
196 end
197 $stop;
198 end
199
200 initial begin
201     $monitor("A= %h, B= %h, C= %h, D= %h, CARRYIN= %h, BCIN= %h, PCIN = %h, OPCODE= %b
202             BOUT= %h, M= %h, P= %h, PCOUT= %h, CARRYOUT= %h, CARRYOUTF= h",
203             A, B, C, D, CARRYIN, BCIN, PCIN, OPCODE, BOUT, M, P, PCOUT, CARRYOUT, CARRYOUTF);
204 end
205
206 endmodule

```


Do file:

```

vlib work
vlog reg_mux.v design_code.v testbench.v
vsim -voptargs=+acc work.DSP48A1_tb
add wave *
run -all
#quit -sim

```



QuestaSim snippets:



Constraints file:



```
## Clock signal
set_property -dict { PACKAGE_PIN W5   IOSTANDARD LVCMOS33 } [get_ports clk]
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
```

Elaboration:






Synthesis:



Implementation:



Messages

Warning (72) Info (227) Status (459) Show All

- Synthesis (70 warnings)
 - [Synth 8-2490] overwriting previous definition of module DSP48A1 [design_code.v:1]
 - [Synth 8-6014] Unused sequential element async_rst_reg_out_reg was removed. [reg_mux.v:25] (4 more like this)
 - [Synth 8-3331] design ft_mux__parameterized0 has unconnected port clk (44 more like this)
 - [Synth 8-3332] Sequential element (D_reg/sync_rst_reg_out_reg[17]) is unused and will be removed from module DSP48A1. (17 more like this)
 - [Constraints 18-5210] No constraint will be written out.
- Implementation (1 warning)
 - Route Design (1 warning)
 - DRC (1 warning)
 - Pin Planning (1 warning)
 - [DRC CFGBVS-7] CONFIG_VOLTAGE with Config Bank VCC0: The CONFIG_MODE property of current_design specifies a configuration mode (SP1x4) that uses pins in bank 14. I/O standards used in this bank have a voltage requirement of 1.80. However, the CONFIG_VOLTAGE for current_design is set to 3.3. Ensure that your configuration voltage is compatible with the I/O standards in banks used by your configuration mode. Refer to device configuration user guide for more information. Pins used by config mode: V28 (IO_L1P_T0_D00_MOSI_14), V29 (IO_L1N_T0_D01_DIN_14), V26 (IO_L2P_T0_D02_14), V27 (IO_L2N_T0_D03_14), V26 (IO_L3P_T0_D05_PUDC_B_14), and Y27 (IO_L6P_T0_FCS_B_14)

Timing

Design Timing Summary

General Information	Setup	Hold	Pulse Width
Timer Settings			
Design Timing Summary			
Clock Summary (1)			
Check Timing (315)			
Intra-Clock Paths			
Inter-Clock Paths			
Other Path Groups			
Class Grouped Paths			
Timing Summary - impl_1 (saved)			
Timing Summary - timing_1			


Worst Negative Slack (WNS): 4.099 ns Worst Hold Slack (WHS): 0.273 ns Worst Pulse Width Slack (WPWS): 4.500 ns

Total Negative Slack (TNS): 0.000 ns Total Hold Slack (THS): 0.000 ns Total Pulse Width Negative Slack (TPWS): 0.000 ns

Number of Failing Endpoints: 0 Number of Failing Endpoints: 0 Number of Failing Endpoints: 0

Total Number of Endpoints: 86 Total Number of Endpoints: 86 Total Number of Endpoints: 109

All user specified timing constraints are met.



Linting:

The Lint tool interface shows the following components:

- Design View:** Displays the Verilog code for the `DSP` module. The code includes inputs `A`, `B`, `C`, `clk`, and `rst_n`, and outputs `P`, `multiplier_out`, and `adder_out`. It implements a multiplier and an adder based on the `OPERATION` parameter.
- Lint Checks Panel:** Shows the results of the linting process. The filter is set to "Type here". The results table is as follows:

Severity	Status	Check	Alias	Message	Module	Category	State	Owner	STARC Reference
Warning	Uninspected	comment_not_in_english		Comments include non-English characters. File E:/digi...	none	Nomenclature...	open	unassign...	3.5.6.4, 3.5.6.6
Warning	Uninspected	multi_ports_in_single_line		Multiple ports are declared in one line. Module DSP, F...	DSP	Rtl Design Style	open	unassign...	3.5.6.3
- Taskbar:** Shows the system clock at 3:38 AM on 3/8/2025, with a temperature of 14°C.