University of Moratuwa Department of Electronic & Telecommunication



EN2111 - Electronic Circuit Design UART implementation in FPGA Group no - 18

MADHUSHAN R.M.S.	200363R
MADUSAN A.K.C.S.	200366E
MALANBAN K.	200373X

Codes

Transmitter

```
1 module receiver #(
         parameter CLOCKS_PER_PULSE = 16
3)
         input logic clk,
         input logic rstn,
6
         input logic ready_clr,
        input logic rx,
output logic ready,
output logic [7:0] data_out
11 );
         enum {RX_IDLE, RX_START, RX_DATA, RX_END} state;
14
15
         logic[2:0] c_bits;
         logic[$clog2(CLOCKS_PER_PULSE)-1:0] c_clocks;
17
18
         logic[7:0] temp_data;
        logic rx_sync;
20
21
        always_ff @(posedge clk or negedge rstn) begin
23
24
             if (!rstn) begin
                   c_clocks <= 0;
                   c_bits <= 0;
temp_data <= 8'b0;</pre>
                   //data_out <= 8'b0;
                   ready <= 0;
state <= RX_IDLE;
              end else begin
                   rx_sync <= rx; // Synchronize the input signal using a</pre>
   flip-flop
34
35
                   case (state)
                   RX IDLE : begin
                        if (rx_sync == 0) begin
state <= RX_START;
                             c_clocks <= 0;
                        end
39
                   end
41
                   RX_START: begin
                       if (c_clocks == CLOCKS_PER_PULSE/2-1) begin
42
                             state <= RX_DATA;
                             c_clocks <= 0;
44
45
                        end else
                            c_clocks <= c_clocks + 1;
47
48
                   end
                   RX_DATA : begin
                        \label{eq:clocks} \mbox{if } (\mbox{c\_clocks} = \mbox{CLOCKS\_PER\_PULSE-1}) \mbox{ begin}
50
51
                             c_clocks <= 0:
                             temp_data[c_bits] <= rx_sync;
if (c_bits == 3'd7) begin
    state <= RX_END;</pre>
52
53
54
                                  c_bits <= 0;
55
56
57
                       end else c_bits <= c_bits + 1;
end else c_clocks <= c_clocks + 1;</pre>
                   RX_END : begin
58
59
                        if (c_clocks == CLOCKS_PER_PULSE-1) begin
                            //data_out <= temp_data;
ready <= 1'b1;
state <= RX_IDLE;</pre>
61
62
                              c_clocks <= 0;
                       end else c_clocks <= c_clocks + 1;
64
                   default: state <= RX_IDLE:</pre>
67
                   endcase
         end
         assign data_out = temp_data:
71 endmodule
```

Receiver

```
1 module transmitter #(
        parameter CLOCKS_PER_PULSE = 16
         input logic [7:0] data_in,
         input logic data_en,
         input logic clk,
         input logic rstn,
        output logic tx,
output logic tx_busy
10
         enum {TX_IDLE, TX_START, TX_DATA, TX_END} state;
12
13
         logic[7:0] data = 8'b0;
logic[2:0] c_bits = 3'b0;
14
15
         logic[$clog2(CLOCKS_PER_PULSE)-1:0] c_clocks = 0;
         always_ff @(posedge clk or negedge rstn) begin
18
              if (!rstn) begin
    c_clocks <= 0;</pre>
19
20
                   c_bits <= 0;
data <= 0;</pre>
21
22
                   tx <= 1'b1;
24
25
                   state <= TX IDLE:
              end else begin
26
27
                   case (state)
                   TX_IDLE: begin
                        if (~data_en) begin
    state <= TX_START;
    data <= data_in;</pre>
29
                             c_bits <= 3'b0;
c_clocks <= 0;</pre>
                        end else tx <= 1'b1;
                   end
                   TX_START: begin
35
                        if (c_clocks == CLOCKS_PER_PULSE-1) begin
36
                             state <= TX_DATA:
c_clocks <= 0;</pre>
37
38
                        end else begin
39
40
                             tx <= 1'b0;
41
                              c_clocks <= c_clocks + 1;
                        end
42
                   TX_DATA: begin
44
                        if (c_clocks == CLOCKS_PER_PULSE-1) begin
45
                             c_clocks <= 0;
if (c_bits == 3'd7) begin</pre>
47
                                   state <= TX_END;
                             end else begin
c_bits <= c_bits + 1;
49
50
                                  tx <= data[c_bits];</pre>
                              end
52
53
                        end else begin
54
                             tx <= data[c_bits];</pre>
55
                              c_clocks <= c_clocks + 1;
57
58
                    end
                    TX_END: begin
                        if (c_clocks == CLOCKS_PER_PULSE-1) begin
    state <= TX_IDLE;</pre>
59
60
                              c_clocks <= 0;
                        end else begin
tx <= 1'b1;
62
63
                              c_clocks <= c_clocks + 1;</pre>
                        end
65
66
67
                   default: state <= TX_IDLE;</pre>
68
                    endcase
69
         end
70
         assign tx_busy = (state != TX_IDLE);
73 endmodule
```

Binary to 7-segment converter

```
module binary_to_7seg (
3 input logic [3:0] data_in,
         output logic [6:0] data_out
 6
         // Make a LUT to convert digits to 7 segment output
         // Input - 4 bits, output - 7 bits logic [15:0][6:0] lut_7seg;
 8
 9
         // Output is gfedcba
10
         assign lut_7seg[0] = 7'b0111111;
assign lut_7seg[1] = 7'b0000110;
11
12
         assign lut_7seg[2] = 7'b1011011;
assign lut_7seg[3] = 7'b1001111;
13
         assign lut_7seg[4] = 7'b1100110;
15
         assign lut_7seg[5] = 7'b1101101;
assign lut_7seg[6] = 7'b1111101;
16
17
         assign lut_7seg[7] = 7'b0000111;
assign lut_7seg[8] = 7'b11111111;
18
19
         assign lut_7seg[9] = 7'b1101111;
20
21
         assign lut_7seg[15:10] = 7'b0;
                                                       // unused
22
23
          assign data_out = ~lut_7seg[data_in];
24
25 endmodule
26
27 /=
28 Seven segment display
31
32 e
         d
33
34 */
```


UART

```
1 module uart #(
       parameter CLOCKS_PER_PULSE = 5208
       input logic [3:0] data_in,
5
6
7
       input logic data_en,
       input logic clk,
8
       input logic rstn,
9
       output logic tx,
10
       output logic tx_busy,
11
       input logic ready_clr,
12
       input logic rx,
       output logic ready,
output logic [3:0] led_out,
output logic [6:0] display_out
13
14
15
16 );
       logic [7:0] data_input;
17
       logic [7:0] data_output;
18
19
20
       transmitter #(.CLOCKS_PER_PULSE(CLOCKS_PER_PULSE)) uart_tx (
21
          .data_in(data_input),
22
           .data_en(data_en),
           .clk(clk),
24
           .rstn(rstn).
25
           .tx(tx).
26
           .tx_busy(tx_busy)
27
28
29
       receiver #(.CLOCKS_PER_PULSE(CLOCKS_PER_PULSE)) uart_rx (
30
           .clk(clk),
31
           .rstn(rstn),
32
           .ready_clr(ready_clr),
           .rx(rx).
34
           .ready(ready),
35
           .data_out(data_output)
36
37
38
       binary_to_7seq converter (
           .data_in(data_output[3:0]),
39
           .data_out(display_out)
40
41
42
       assign data_input = {4'b0, data_in};
43
       assign led_out = data_output[3:0];
44
45
47 endmodule
```

Test bench

```
1 'timescale 1ns/1ps
   module testbench();
        localparam CLOCKS_PER_PULSE = 4:
     logic [3:0] data_in = 4'b0001;
        logic clk = 0;
        logic rstn = 0:
        logic enable = 1;
10
        logic tx_busy;
11
       logic ready;
logic [3:0] data_out;
logic [7:0] display_out;
12
13
       logic loopback;
       logic ready_clr = 1;
       uart #(.CLOCKS_PER_PULSE(CLOCKS_PER_PULSE))
19
                test_uart(.data_in(data_in),
                             .data_en(enable),
22
23
                              .clk(clk).
                             .tx(loopback),
24
25
                             .tx_busy(tx_busy),
                             .rx(loopback),
26
27
                             .ready(ready),
                              .ready_clr(ready_clr),
                              .led_out(data_out)
                              .display_out(display_out),
                              .rstn(rstn)
31
33
       always begin
35
            #1 clk = ~clk;
36
        initial begin
38
            $dumpfile("testbench.vcd");
39
            $dumpvars(0, testbench);
40
            rstn <= 1;
enable <= 1'b0;
 42
 43
            #2 rstn <= 0:
            #2 rstn <= 1:
44
            #5 enable <= 1'b1;
45
       always @(posedge ready) begin
49
50
            if (data_out != data_in) begin
                $display("FAIL: rx data %x does not match tx %x",
   data_out, data_in);
53
             $finish():
            end else begin
54
              if (data_out == 4'b1111) begin //Check if received d
55
   11111111
                     $display("SUCCESS: all bytes verified");
                    $finish();
                #10 rstn <= 0;
                #2 rstn <= 1;
                data_in <= data_in + 1'b1;
62
                enable <= 1'b0;
63
                #2 enable <= 1'b1;
        end
67 endmodule
```

Timing diagram captured on simulation



FPGA with oscilloscope showing the waveform







