Midterm (13.11.2018) (08:30-09:45)

		co	MP303	– Con	nputer	Archit	ecture			
Q1(17)	Q2(17)	Q3(17)	Q4(17)	Q5(17)	Q6(17)	Q7(17)	Q8(17)	Q9(17)	Q10(17)	Total
			YOU N	JUST ANS	WER 6 QU	ESTIONS O	NLY			
stud	ents at Sta	anford Un	iversity ar	nd is main	ly used in	work don small dev		n Henness	sy and his	
	Vhat archi Vhat are th									(07) (10)
•	proces This a The per more of RISC archite The ex for hol	ssors becarchitecture er-chip co componer processor ecture. xecution coding and part of the	ause of single uses less st is reducents on a single can be of instruction passing the	mplified in second property of the second pro	estruction ace due to ace due to a architecton wafer. more quicked according to the control of t	o reduced ture that u ckly than C sors is hig ompared t	instruction ses small CISC proc gh due to to o CISC pr	n set. er chips of essors du the use of rocessors	consisting he to its sir	nple gisters
Q2. List tl	ne charac	teristics o	f the Von	Neumann	compute	r model.				(17)
A2. T	he Von Ne	eumann c	omputer :	model has	s the follo	wing char	acteristic	s:		
	Three har	dware sys	tems:							
	A c	entral pro	ocessing u	nit (CPU)						
	A n	nain mem	ory systei	n						
	An	I/O systei	n							

-The capacity to carry out sequential instruction processing.

-A single data path between the CPU and main memory.

Q3. Write a simple VVM assembly program that if the entered number is 0, it keeps asking to enter a non-zero number, otherwise the number is stored in the location 10 and it stops. (17)

A3. The solution is as follows:

00 in // input number

```
brz 00
01
                       // if 0 keep asking to reenter the number (go to 00)
                       // else store in 10
02
        sto 10
                       // stop. "cob" can also be used
06
       hlt
```

Q4. If a computer system, in which addressing is by 1 byte unit, has the following instruction format:

31	27	26 23	22 20	19 10	9 0
Op-code	e	Addressing modes	Registers	Address1	Address2

- a. How many registers this computer system might have?
- b. How many bits are needed for the program counter? (04)
- c. How many memory locations this instruction will occupy? (04)
- d. Total how many bits can be stored in the memory of this computer?

(05)

A4.

- a. $2^3 = 8$ registers,
- b. 10 bits are needed
- c. 32/8 = 4 memory locations
- d. $2^{10} = 1024$ Byte = $1024 \times 8 = 8192$ bit,

Q5. Data from a damaged file containing variables in 32 bit IEEE floating point number format needs to be recovered. One of the recovered data appears to be (432AA000)_{fp(hex)}.

$$(X_{10}=(-1)^S\times 1.M\times 2^{BE-127})$$

a. What is the recovered data in decimal?

(12)

(05)

(04)

b. Find corresponding BCD code of the recovered data.

A5.

 $(432AA000)_{fp(hex} = (010000110010101010000000000000000)_{fp(bin)}$

$$S = 0$$

BE =
$$(134)_{10} = (10000110)_2$$
 \rightarrow E = $(134-127)_{10} = (10000110 - 011111111)_2 = (00000111)_2$

$$X_{10}=(-1)^{S}\times 1.M\times 2^{BE-127}$$
 = $(-1)^{0}\times 1.0101010101\times 2^{7}$ = 10101010.101 = $(170.625)_{10}$

b. $(170.625)_{10} = (0001\ 0111\ 0000.0110\ 0010\ 0101)_{BCD}$

Q6. Consider the following assembly program written for a computer with a two-addres instruction processor. If a portion of the memory is given as beside (V, W, X, Y, and Z are variables);

100	MOVE	R1, (200)
101	SUB	R1, (201)
102	MOVE	R2, (202)
103	ADD	R2, (204)
104	MPY	R1, R2
105	MOVE	(204), R1

Mem. Adress	Data
200	V = A4
201	$\mathbf{W} = A0$
202	X = 72
203	Y = 22
204	Z = 41

32(\$s3)

48(\$s3)

\$t0

\$s2,

lw

add

sw

\$t0,

\$t0,

\$t0,

- a. What function (in terms of the given variables) this program implements? (R1 and R2 are registers; MOVE: data movement instruction; SUB: subtraction instruction; MPY: multiplication instruction; ADD: addition instruction; DIV: division instruction) (08)
- b. Assuming that V, W, X, Y, and Z are 2s complement signed numbers, what will be the values of *carry flag*, *sign flag*, *zero flag*, and *overflow flag* after the execution of instruction in memory location 103? Explain (09)

A6.

a.
$$Z = (V - W) (X + Y)$$

carry flag = 0, sign flag = 1, zero flag = 0, overflow flag = 1

Q7. In the following MIPS code

- a. How many times is instruction memory accessed? (04)b. How many times is data memory accessed? (04)
- b. How many times is data memory accessed? (04)c. How many times is register file accessed? (04)
- d. Which ones are read from the register file, which ones are write to the register file? (05)

A7.

- a. 3
- b. 2
- c. 7
- d. Iw \$t0, 32(\$s3) \rightarrow s0 is read from, t0 is written into s2 and t0 are read from, t0 is written into s3 and t0 are read from

Q8. Given x = 100 and y = 110 in unsigned integer notation, compute the product $p = x \times y$ by using multiplication algorithm. (complete the following table) (17)

A8.

	С	Α	Q	М	Process
	0	000	100	110	Initial
Step 1	0	000	0 1 <mark>0</mark>	110	Logic Shift Right
Step 2	0	000	00 <mark>1</mark>	110	Logic Shift Right
Stop 2	0	110	001	110	$A \leftarrow A + M$
Step 3	0	011	000	110	Logic Shift Right

The following solution is also correct:

	С	Α	Q	M	Process
	0	000	110	100	Initial
Step 1	0	000	0 1 <mark>1</mark>	100	Logic Shift Right
Stop 2	0	100	011	100	A ← A + M
Step 2	0	010	001	100	Logic Shift Right
Stop 2	0	110	001	100	A ← A + M
Step 3	0	011	000	100	Logic Shift Right

$$p = x \times y = 100 \times 110 = (011000)_2 = (24)_{10}$$

Q9. The contents of memory and CPU registers of a computer system are given as following (the values are in hexadecimal). What will be the content of the actual operand for the instruction being executed when the addressing mode is;

a.	immediate addressing	(04)
b.	direct addressing	(04)
c.	indirect addressing	(04)
Ч	PC relative addressing	(05)

Memory address	content	Regist er Conte nt	Register
10	561	10	PC
11	160		AC
1 2	361	561	IR
			_
60	003		
6 1	070		
70	005		
71	002		

A9. a. 061 (operand is adress)

b. 070 (operand is the value in the address 61)

c. 005 (operand is the value in the address 70 pointed by the address 61)

d. 002 (operand is the value in the address calculated as 61+10 (content of PC))

Q10. In an 8 bit microprocessor data transfer rate is given as 2 MByte per second. Find the clock frequency of the processor if a bus cycle takes 2 clock cycles. (17)

A10. If 2 MByte is transferred in 1 second, 1 Byte is transferred in $1/(2 \times 10^6) = 0.5 \times 10^{-6}$ second.

If 1 byte requires 2 clock cycle to transfer, clock cycle is $(0.5 \times 10^{-6})/2 = 0.25 \times 10^{-6}$ second.

So, the clock frequency is $1/(0.25 \times 10^6 \text{ second}) = 4 \text{ MHz}$.