



A

SAVITRIBAI PHULE PUNE UNIVERSITY

Seat No 81918208522
 Slt. No 5411488
 Sub. LDCO
 Centre 4102

214442-LDCO



Sem:3 7021929

Examination
 Date Oct / Nov 2024
 Subject LDCO
 Roll No. 63521-60 Sec -
 Medium English
 Seat No. : In figure & in words
 1 0 2 0 8 5 2 2
 One nine one zero
 zero eight five
 zero two
 Signature of Candidate
 Date
 Name of Candidate

Instruction to Candidate

1. Candidate has to confirm seat number, subject and centre number printed on Bar code and write it on attendance sheet.
 विद्यार्थ्याने प्रत्येक बाब कोटेशन अन्वयेत प्रमाणित, विषय व केंद्र क्रमांक स्वतःच योग्य आसण्याची खात्री करावी अर्थात त्रुटिपत्रही पाळण्यात येईल.
2. Paste Bar Code in prescribed space.
 उपर्युक्तिकेवरील चिह्नित जागेवरच बाब कोड लावावा.
3. Do not write anything on Bar code sticker, otherwise it will be treated as unfair means.
 बाब कोड स्टिकरवर काहीही लिहू नये, अन्यथा परीक्षा गैरव्यवहार समजला जाईल.

Specific remarks regarding malpractice
 (in Red Ink)

Total	Marks in Figure	Marks in Words	Sign
Examiner	17	seventeen	R2
Moderator			

Q. No.	Examiner	Moderator
1	-	-
2	0	7
3	-	-
4	0	7
5	-	1
6	-	-
7	-	-
8	0	2
9		
10		
11		
12		
Total in Figure	17	
Total in Words	Seventeen	
Signature	R2	

- विद्यार्थ्याने उत्तरपत्रिकेच्या मुखपृष्ठावर तसेच उपस्थिती पत्रकावर चिह्नित जागेत आसन क्रमांक अंकात व अक्षरात बिनपूक लिहून स्वाक्षरी करावी.
- उत्तरपत्रिकेवर फक्त निळ्या अथवा काळ्या शाईचा उपयोग करावा, अन्यथा उत्तरपत्रिकेचे मूल्यमापन केले जाणार नाही.
- उत्तरपत्रिकेच्या पृष्ठक्रमांक ३ पासून लिहिण्यास प्रारंभ करावा.
- संबंधित प्रश्नाचे अथवा उपप्रश्नाचे उत्तर जेथून सुरू होते तेथेच सभासात प्रश्न क्रमांक, उपप्रश्न क्रमांक अचूक व स्पष्ट लिहावा, यासाठी वेगळ्या शाईचा उपयोग करू नये.
- प्रत्येक पानाच्या दोन्ही बाजूस लिहावे, उत्तरपत्रिका किंवा पुरवणी उत्तरपत्रिकेचे कोणतेही पान फाडू नये, फाडल्यास परीक्षा गैरप्रकार समजून पुढील कार्यवाही करण्यात येईल.
- पेपर संपल्यापूर्वी १० मिनिटे अगोदर इशारा घंटा होईल, त्यानंतर विद्यार्थ्याने उत्तरपत्रिका व पुरवणी उत्तरपत्रिकेवर होलोग्राफ्ट स्टिकर चिह्नित जागेवरच लावावा.
- कॉपी करणे किंवा दुसऱ्याच्या नावावर परीक्षेस बसणे यांसारख्या घुस्ती 'महाराष्ट्र-प्रीव्हेन्शन ऑफ मालप्रॅक्टिस अँड युनिव्हर्सिटी, बोर्ड अँड ओथर स्पेसिफाईड एग्झामिनेशन अक्ट, १९८२' (स.कु.पु.वि. चा अध्यादेश क्रमांक ९) त्यानुसार संगत केलेला कायदा या अन्यथे दंडी असेल.

Candidate shall fill all information about seat number, paper etc. in prescribed space and sign on the answer book and attendance sheet.

Candidate shall use blue or black ink only. Otherwise answer book will not be evaluated.

Candidate shall start writing answer from page no. 3 of the answer book.

Candidate shall mention question number, sub question number correctly at the beginning of the same and shall not use ink other than blue or black.

Candidate shall write on both sides of pages and shall not tear off any page, it will be treated as unfair means.

Warning bell will be given before 10 minutes of the concluding time. Candidate shall paste Holograft Sticker at appropriate space on the answer book.

An Act of Copying or Impersonations at an Examination is Punishable under 'The Maharashtra Prevention of Malpractices at University, Board and Other Specified Examinations Act, 1982' (Ordinance 9 of SPPU). The Act passed to the effect.

Examiner and Moderator has to write marks on all given appropriate place only. Examiner should give assessment tick(✓) or (x) in the margin.

Q. No.	Examiner	Moderator	Verification	Final Mark
1				
2	2			
3	2			
4	2			
5	1			
6	1			
7	1			
8	2			
9				
10				
11				
12				
Total	17			



Q.No.							TOTAL
E							
M							




I. E. / Q.No.

Q.2

D flip-flop is a flip-flop which take one input and given two output

Logic Diagram of D flip-flop




In D-flip-flop there are four nand gate as N1, N2, N3 and N4

Input N1 and N2 is same that is D and clock pulse (CLK)

Input N3 and N4 are having the input as output of N1 and N2 and second input as the next state output of N3 and N4.

D is the input giving to the N1 and N2 is the same and in the simultaneous format.

Symbol / Block Diagram.





S. R./Q.No.

Truth table

Input		Output		State
CLK	D	Q_n	$Q_{n+1}(Q_n)$	
0	0	Q_n	Q_{n+1}	
1	0	0 or 1	1	change
1	1	0 or 1	0	change

In D-flip-flop when clock pulse is active high we can use the flip-flop as D-flip-flop

When D is active low the present (Q_n) state becomes 0 (low) or 1 (high)

When D is active high the next (Q_{n+1}) state becomes 0 (low)

When D is active low the next state (Q_{n+1}) becomes 1 (high)

When D is active high the present state (Q_n) becomes 0 (low)



Q.No.							TOTAL
E							
M							



E.Q.No.

Q.2

- B
- Asynchronous counter is counter which is used as a temporary memory.
 - Asynchronous counter is a type of counter in which the clock pulse is given to each flip-flop individually.
 - In this counter, flip-flops are cascaded in such a manner that the output of the first flip-flop is fed to the clock pulse of the next flip-flop.
 - The flip-flop's clock pulses are not same for each flip-flop.
 - To design a n -bit asynchronous counter we need n (number of flip-flops).
 - Types of Asynchronous counter
 - ↳ (1) Up Counter
 - ↳ (2) Down Counter
 - To design a 3-bit Asynchronous up counter we need 3 flip-flop.
 - As given by using J-K flip-flop.
 - We will need 3 J-K flip-flop to design a 3-bit Asynchronous up counter.
 - If 3 flip-flops are used then the possible input combinations are 2^n
 - $\therefore n = 3$
 - $n = \text{number of flip-flops}$
 - $\therefore 2^n = 2^3 = 8$
 - $\therefore 8$ possible inputs are needed to design 3-bit asynchronous counter.



Q.No.						TOTAL
E						
M						

Z. B. / Q.No.

Truth-table of J-K flip flop

Inputs		Outputs		State
J	K	Q_n	Q_{n+1}	Y
0	0	Q_n	Q_{n+1}	No change
0	1	0	0	0 (Set)
1	0	1	1	1 (Reset)
1	1	Q_{n+1}	Q_n	Toggle

When $J=K=$ same (then the state is no change or the output gets toggle).

When $J=1$ and $K=0$
then the output is said to be in set state.

When $J=0$ and $K=1$
then the output is said to be in reset state.

Excitation table for J-K-flop.

Q_n	Q_{n+1}	J	K
0	0	1	X
0	1	0	X
1	0	X	1
1	1	X	0




Q.No.						TOTAL
E						
M						



2. R.Q.No.

Flow diagram



As it is up-counter it starts from 0 to 7 (000 to 111)


Output Table for 3-bit Asynchronous up counter

Present state			Next state			output					
Q _A	Q _B	Q _C	Q _A ⁺	Q _B ⁺	Q _C ⁺	J ₁ K ₁	J ₂ K ₂	J ₃ K ₃	J ₄ K ₄	J ₅ K ₅	J ₆ K ₆
0	0	0	0	0	0	1	X	1	X	1	X
0	0	1	1	1	1	0	X	0	X	X	1
0	1	0	1	1	0	0	X	X	1	1	X
0	1	1	1	0	1	0	X	X	0	X	1
1	0	0	1	0	0	X	1	1	X	1	X
1	0	1	0	1	1	X	0	0	X	X	1
1	1	0	0	1	0	X	0	X	1	X	X
1	1	1	0	0	1	X	0	X	0	X	1



S. E. / Q.No.

Implementation of 3-bit Asynchronous counter.



4



Q.No.						TOTAL
E						
M						



R. / Q.No.

P.2

c) The register is a device which is capable of storing the data instructions and addresses.

Register is capable of transforming binary (data sequence) instructions either to the right side or left side are called as level shifter.

Thus, the flip-flop are arrange is cascaded format and output of one flip-flop is connected to the input of another flip-flop.

All the flip-flop gets the same clock pulse due to which flip-flop instructions are transformation.

The flip-flops and registers are cascaded like input is involved or delivered.

Types of shift registers

- 1) SISO
SISO means (Shift in Shift Out)
- 2) PISO
- 3) CISO



BPPU-10/38

Q.No.								TOTAL
E								
M								

Scribble Plate Paper

T. R./Q.No.

Q No.

--	--	--	--	--	--	--

 TOTAL

E						
M						



11

BPPU- 11/ 36

Sardar Patel University

S. No./Q.No.

--



Q.No.							TOTAL
E							
M							

S. E. / Q.No.

Applicat

- 1) used as flag register
- 2) used to store data
- 3) used to convert serial to parallel converter



Q.No.							TOTAL
E							
M							



W. JQ.No.

Q.4

- e) Register is an electronic devices which acts as a temporary memory to store data, instructions or any other binary sequence.

In computer there are many types of registers.

A computer itself is made up of using registers and transistors.

A computer's main components are:


- 1) ALU (Arithmetic Logic Unit)

↳ Control circuit

↳ Accumulator

- 2) Memory → It consists of data and instructions.

- 3) Input / Output devices → Peripherals.



① CPU

② Memory



Q.No.								TOTAL
E								
M								

S. E. Q.No.

In computer organization various types of registers are used to maintain the architect of the computer.

1) PC (Program Counter)

↳ It is a register

↳ It holds the starting addressing of next instructions.

2) MAR / AR (Memory Address Register)

↳ It is a register

↳ It holds the address of the data and instruction.

↳ MAR is connected to the memory using address bus.

3) MBR / MDR / DR (Memory Buffer / Data Register)

↳ It is a register.

↳ Holds the data and also instructions.

↳ MBR is connected to the memory using data bus.

4) IR (Instruction Register)

↳ This is type of registers in which instruction are predefined

↳ It decodes the instruction and sends to MAR.

5) CL CKT (Control Circuit)

↳ It is a register

↳ It controls the flow of the program



Q.No.							TOTAL
E							
M							



Q. No.

(Q4 b)


Multiple Bus organization is nothing but it is the system bus in which the data, instructions and addresses are flowed.

There are mainly three types of bus

- 1) Address Bus / line
- 2) Data Bus / line
- 3) Control Bus / line


read

write



① Address Bus / line.

- This line is used to send the address from the CPU or processor to the memory.
- Address Bus is unidirectional.






Q. No. / Q.No.

② Data Bus / line.

↳ This line is used to send data from CPU to memory or from memory to CPU.

↳ Data Bus is Bidirectional



③ Control Bus / line.


↳ This control the flow of program.

↳ This bus has two operations

① Memory (Read) / Read
LOAD

② Memory (write) / write
STORE

↳ Control bus is individually unidirectional is unidirectional and collectively is bidirectional.





Q.No.							TOTAL
E							
M							



S. K. / Q.No.

Q. 4

c)	Sections of Comparison	Hardwired Control Unit	Micro Programmed Control Unit
1)	Speed	fast	slow
2)	flexibility	non-flexible	flexible
3)	design	more complex	easier
4)	Approach of towards complex instruction	Difficult	Easier
5)	Application	RISC	CISC
6)	Control unit size	large	small
7)	No of instructions	small	large
8)	No of addressing modes	large	small

4




S. K. Q.No.

Q.8

g) DMA

It means Direct Memory Addressing. Direct memory addressing is a hardware in which data transfer in huge amount is done using the DMA.

It consists of data registers, address registers and processors which are connected to the system bus lines



Programmed I/O

By the programmer

Interrupt Driven I/O

By the processor.




Q.No.							TOTAL
E							
M							



Q. No.

Q. 8

b)



cache memory is a memory which is used to improve the programs speed. The data is transferred from main memory and also to the processors. the SRAM part is called as cache memory.

Cache Coherency.

- ↳ When the data is copied to the main memory and cache memory, but the data of the both memory is different or the data is been changed is called as cache coherence.
- ↳ The differ data from cache memory with respect to the main memory is called as, cache coherency.



Q.No.								TOTAL
E								
M								


S. R. / Q.No.

Q.5 Interrupt

b) Instruction Cycle


↳ It is the sequence of instructions to be followed.

- ① Fetch
- ② Execute
- ③ Interrupt



When the fetch and execute cycle is completed it checks for the interruption and then processes the interruption, then fetch the next instruction.

When interrupt is occurred, the PC is been push to the stack (address of next instruction) and then the control is given to ISR (Interrupt sub machine).



Interruption is error which is pop when the one program is run and we have send another program for running forcefully then the first program get interrupted and stop working and start the processing for second program



Q.No.							TOTAL
E							
M							

S. No./Q.No.

(P. 8)

c) Computer Architecture is the implementation of the programs

Ex intel x86 Series

intel 386

intel 386

intel 486

intel 586

thus, their organization is same
but their architecture is
different.

i) Multi-core advantages

- Uses the data
- It has low frequency

7



Q.No.							TOTAL
E							
M							



K. IQ No.



Q.No.							TOTAL
E							
M							



S. No./Q.No.

--



000000-2000-0000

U. S. No.



Q.No.								TOTAL
E								
M								



Q. No./Q.No.

--



Q.No.

E

M

TOTAL



Q.No.



BPPU-28/38

Q.No.							TOTAL
E							
M							



Santhi Prakashan

S. K. / Q.No.



Q.No.									
E								TOTAL	
M									



SPPU-20/20

W./Q.No.

Q.No.									
E								TOTAL	
M									



R./Q.No.



BPPU-32/38

Q.No.							TOTAL
E							
M							



Sri Lanka Police Force

S. K. /Q.No.



	Q.No.						TOTAL
E							
M							



Ex. 10 No.



Q.No.							TOTAL
E							
M							



S. No./Q.No.

Q.No.									
E								TOTAL	
M									



SPPU- 35/ 38

Q.No.



Q.No.						TOTAL
E						
M						



呈 报 号 数

110