



COMPUTER SYSTEM ARCHITECTURE

LAB REPORT #06

**RISC-V Datapath
Implementation+
Control Logic**

Prepared by:

SHAZIL 532263

Presented To:

LE USAMA SHAUKAT



NUST CEME
DEPT. COMPUTER ENGINEERING

TABLE OF CONTENT

- | | |
|----|------------------------|
| 1) | Introduction |
| 2) | Objectives |
| 3) | Software or Equipments |
| 4) | Lab tasks |
| 5) | Outputs |
| 6) | Conclusion |

RISC-V Datapath Implementation (I-Type and R-Type Instructions) + Control Logic

Objective

The aim of this lab is to Check our last implemented RISC-V Datapath either capable of executing both I-type and R-type instruction and secondly we will be implementing Control logic and lastly Top module.

Tools Required

Xilinx Vivado

RISC-V Datapath Overview

The **microarchitecture** of the RISC-V Datapath includes the following key components:

- **Program Counter (PC)**
- **Instruction Memory (IMEM)**
- **Data Memory (DMEM)**
- **Register File**
- **Arithmetic Logic Unit (ALU)**
- **Immediate Generation Unit (ImmGen)**
- **Control Logic**

Control Unit Module

control unit.v

```
1 'timescale 1ns / 1ps
2 //
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 10/16/2025 02:40:59 PM
7 // Design Name:
8 // Module Name: control_unit
9 // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File ted
18 // Additional :
19
20
21
22 module control_unit(
23     input logic [6:0] opcode,
24     output logic regwrite,
25     output logic alusrc,
26     output logic memread,
27     output logic memwrite,
28     output logic memtoreg,
29     output logic branch,
30     output logic [1:0] aluop
31 );
32     always_comb begin
33         regwrite = 1'b0;
34         alusrc = 'b0;
35         memread = 1'b0;
36         memwrite = 1'b0;
37         memtoreg = 1'b0;
38         branch = 'b0;
39         aluop = 'b00;
40
41         case(opcode)
42             7'b0000011: begin
```

```
43      alusrc    =  'b1;
44      memread   =  1'b0;
45      memwrite  =  1'b0;
46      memtoreg  =  1'b0;
47      branch    =  'b0;
48      aluop     =  'b10;
49      end
50
51      7'b0110011: begin
52          alusrc    =  'b1;
53          memread   =  1'b1;
54          memwrite  =  1'b0;
55          memtoreg  =  1'b0;
56          branch    =  'b0;
57          aluop     =  'b10;
58      end
59
60      7'b0100011: begin
61          alusrc    =  'b0;
62          memread   =  1'b1;
63          memwrite  =  1'b0;
64          memtoreg  =  1'b1;
65          branch    =  'b0;
66          aluop     =  'b00;
67      end
68
69      7'b1100011: begin
70          alusrc    =  'b0;
71          memread   =  1'b0;
72          memwrite  =  1'b0;
73          memtoreg  =  1'b0;
74          branch    =  'b1;
75          aluop     =  'b01;
76      end
77  endcase
78 end
79 endmodule
```

ALU Control Module

```

5  //
6  // Create Date: 10/16/2025 03:48:31 PM
7  // Design Name:
8  // Module Name: alucontrol
9  // Project Name:
10 // Target Devices:
11 // Tool Versions:
12 // Description:
13 //
14 // Dependencies:
15 //
16 // Revision:
17 // Revision 0.01 - File Created
18 // Additional Comments:
19 //
20 //

21
22 module alucontrol(
23     input logic [1:0] op,
24     input logic [2:0] x,
25     input logic y,
26     output logic [3:0] out
27 );
28     logic [5:0] a;
29
30     always_comb begin
31         out = 4'b0000;
32         a = {x, op, y};
33         case(a)
34             6'b000100: out = 4'b0010;
35             6'b000101: out = 4'b0110;
36             6'b111100: out = 4'b0000;
37             6'b110100: out = 4'b0001;
38         endcase
39     end
40 endmodule

```

1 Top Module

alucontrol.v

top module.v

```

1 'timescale 1ns / 1ps
2
3 module top_module(
4     input logic [6:0] opcode,

```

```

5      input logic [2:0] x,
6      input logic y,
7      output logic [3:0] alu_out
8  );
9      logic regwrite, alusrc, memread, memwrite, memtoreg,
10     branch;
11     logic [1:0] aluop;
12
13     control_unit CU(
14       .opcode(opcode),
15       .regwrite(regwrite),
16       .alusrc(alusrc),
17       .memread(memread),
18       .memwrite(memwrite),
19       .memtoreg(memtoreg),
20       .branch(branch),
21       .aluop(aluop)
22   );
23
24     alucontrol AC(
25       .op(aluop),
26       .x(x),
27       .y(y),
28       .out(alu_out)
29   );
30 endmodule

```

2 Testbench Module

tb_top module.v

```

1  `timescale 1ns / 1ps
2
3  module tb_top_module;
4      logic [6:0] opcode;
5      logic [2:0] x;
6      logic y;
7      logic [3:0] alu_out;
8
9      top_module uut(
10        .opcode(opcode),
11        .x(x),
12        .y(y),
13        .alu_out(alu_out)
14    );
15
16    initial begin
17      $monitor("Time=%0t|@Opcode=%b|@X=%b|@Y=%b|@"


```

```


18      ALU_Out=%b",
19      $time, opcode, x, y, alu_out);
20
21      opcode = 7'b0110011; x = 3'b000; y = 0; #10;
22      opcode = 7'b0110011; x = 3'b000; y = 1; #10;
23      opcode = 7'b1100011; x = 3'b111; y = 0; #10;
24      opcode = 7'b1100011; x = 3'b110; y = 0; #10;
25      $finish;
26  end
endmodule

```

SCHEMATICS DIAGRAM



Simulations:



Conclusion:

The Control Unit and ALU Control modules were successfully designed and verified through simulation. The Control Unit correctly generated the control signals based on the input opcode, demonstrating how instruction decoding drives processor operation. The ALU Control module accurately translated the ALU operation codes into corresponding control signals, ensuring proper arithmetic and logical function selection. The Top Module integrated both units effectively, confirming signal communication and functional behavior. Simulation results from the testbench validated the design logic, timing, and correctness. This lab reinforced understanding of instruction decoding, control signal generation, and modular hardware design in Verilog.