Index by	Sh
Encoding	<u>Pseuc</u>

SIMD&FP Base Instructions **Instructions**

SVE Instructions

SME Instructions

LDAPR

Load-Acquire RCpc Register derives an address from a base register value, loads a 32-bit word or 64-bit doubleword from the derived address in memory, and writes it to a register.

The instruction has memory ordering semantics as described in *Load*-Acquire, Load-AcquirePC, and Store-Release, except that:

- There is no ordering requirement, separate from the requirements of a Load-AcquirePC or a Store-Release, created by having a Store-Release followed by a Load-AcquirePC instruction.
- The reading of a value written by a Store-Release by a Load-AcquirePC instruction by the same observer does not make the write of the Store-Release globally observed.

This difference in memory ordering is not described in the pseudocode. For information about memory accesses, see *Load/Store addressing modes*. It has encodings from 2 classes: No offset and Post-index

```
No offset
(FEAT LRCPC)
```

```
31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0
|1 \times |1 \ 1 \ 1|0|0 \ 0|1|0|1|(1)(1)(1)(1)(1)|1|1 \ 0 \ 0|0 \ 0| Rn
size
                                          Rs
```

```
32-bit (size == 10)
```

```
LDAPR \langle Wt \rangle, [\langle Xn | SP \rangle \{, \#0\}]
```

LDAPR <Xt>, [<Xn | SP> {,#0}]

constant integer datasize = elsize;

boolean tagchecked = n != 31;

64-bit (size == 11)

```
boolean wback = FALSE;
integer offset = 0;
boolean wb_unknown = FALSE;
integer n = UInt(Rn);
integer t = <u>UInt</u>(Rt);
constant integer elsize = 8 << UInt(size);</pre>
constant integer regsize = if elsize == 64 then 64 else 32;
```

Post-index (FEAT_LRCPC3)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
Rn
                                                                   Rt
size
32-bit (size == 10)
       LDAPR \langle Wt \rangle, [\langle Xn | SP \rangle], #4
64-bit (size == 11)
       LDAPR <Xt>, [<Xn | SP>], #8
   boolean wback = TRUE;
   integer n = UInt(Rn);
   integer t = UInt(Rt);
   constant integer regsize = if size == '11' then 64 else 32;
   constant integer datasize = 8 << UInt(size);</pre>
   constant integer offset = 1 << UInt(size);</pre>
   boolean tagchecked = TRUE;
   boolean wb_unknown = FALSE;
   if n == t \&\& n != 31 then
        Constraint c = ConstrainUnpredictable (Unpredictable_WBOVERLAPLD);
        assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_
        case c of
             when <a href="mailto:constraint_WBSUPPRESS">Constraint_WBSUPPRESS</a> wback = FALSE; // writeback is su
             when <a href="mailto:constraint_UNKNOWN">Constraint_UNKNOWN</a> wb_unknown = TRUE; // writeback is
             when <u>Constraint_UNDEF</u>
                                             UNDEFINED;
             when <a href="mailto:Constraint_NOP">Constraint_NOP</a>
                                            EndOfInstruction();
Assembler Symbols
<Wt>
                Is the 32-bit name of the general-purpose register to be
                loaded, encoded in the "Rt" field.
< Xt >
                Is the 64-bit name of the general-purpose register to be
                loaded, encoded in the "Rt" field.
```

Operation

<Xn|SP>

stack pointer, encoded in the "Rn" field.

Is the 64-bit name of the general-purpose base register or

```
address = SP[];
else
   address = X[n, 64];

data = Mem[address, dbytes, accdesc];
X[t, regsize] = ZeroExtend(data, regsize);

if wback then
   if wb_unknown then
      address = bits(64) UNKNOWN;
else
      address = address + offset;
if n == 31 then
      SP[] = address;
else
      X[n, 64] = address;
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu