# **CNTSR, Counter Status Register**

The CNTSR characteristics are:

### **Purpose**

Provides counter frequency status information.

# **Configuration**

It is implementation defined whether CNTSR is implemented in the Core power domain or in the Debug power domain.

For more information, see 'Power and reset domains for the system level implementation of the Generic Timer'.

### **Attributes**

CNTSR is a 32-bit register.

# Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18	17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2	1	0
RES0	FCACK	RES0	DBGH	RES0

#### Bits [31:18]

Reserved, res0.

### **FCACK**, bits [17:8]

Frequency Change Acknowledge. Indicates the currently selected entry in the Frequency modes table, see 'The Frequency modes table'.

The reset behavior of this field is:

• On a Timer reset, this field resets to 0.

#### Bits [7:2]

Reserved, res0.

### DBGH, bit [1]

Indicates whether the counter is halted because the Halt-on-debug signal is asserted:

DBGH	Meaning
0b0	Counter is not halted.
0b1	Counter is halted.

The reset behavior of this field is:

• On a Timer reset, this field resets to an architecturally unknown value.

#### Bit [0]

Reserved, res0.

# **Accessing CNTSR**

In a system that supports Secure and Non-secure memory maps the CNTControlBase frame, that includes this register, is implemented only in the Secure memory map.

### CNTSR can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance	
Timer	CNTControlBase	0x004	CNTSR	

Accesses on this interface are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	<b>External</b>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.