_	Base Instructions	SIMD&FP Instructions	<u>SVE</u> <u>Instructions</u>	SME Instructions	Index by Encoding				
BFC									
Bitfield Clear sets a bitfield of <width> bits at bit position <lsb> of the destination register to zero, leaving the other destination bits unchanged.</lsb></width>									
This is an alias of <u>BFM</u> . This means:									
 The encodings in this description are named to match the encodings of <u>BFM</u>. The description of <u>BFM</u> gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction. 									
Leaving other bits unchanged (FEAT_ASMv8p2)									
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 sf 0 1 1 0 0 1 1 0 N immr imms 1 1 1 1 1 1 Rd opc									
32-bit (sf == 0 && N == 0)									
	BFC <wd>, #<lsb>, #<width></width></lsb></wd>								
	is equivalent to								
	BFM <wd>, WZR, #(-<lsb> MOD 32), #(<width>-1)</width></lsb></wd>								
and is the preferred disassembly when <pre>UInt(imms) < UInt(immr)</pre> .									
64-bit (sf == 1 && N == 1)									
BFC <xd>, #<lsb>, #<width></width></lsb></xd>									
is equivalent to									
	BFM <x< td=""><td>d>, XZR, #(-<1s)</td><td>b> MOD 64), #(</td><td><width>-1)</width></td><td></td></x<>	d>, XZR, #(-<1s)	b> MOD 64), #(<width>-1)</width>					
	and is the p	oreferred disassen	nbly when <code>UInt(</code>	imms) < UInt(ir	nmr).				
Assembler Symbols									
<	Wd>	Is the 32-bit name	9	-purpose destinat 1.	cion				
<	Xd>	Is the 64-bit name register, encoded		-purpose destinat d.	tion				

For the 32-bit variant: is the bit number of the lsb of the

destination bitfield, in the range 0 to 31.

<lsb>

Sh Pseu

For the 64-bit variant: is the bit number of the lsb of the
destination bitfield, in the range 0 to 63.

<width>

For the 32-bit variant: is the width of the bitfield, in the range 1 to 32-<1sb>.

For the 64-bit variant: is the width of the bitfield, in the range 1 to 64-<lsb>.

Operation

The description of <u>BFM</u> gives the operational pseudocode for this instruction.

Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	<u>Index by</u>
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu