x by	Sh
ding	<u>Pseuc</u>

HISTCNT

Count matching elements in vector

This instruction compares each active 32 or 64-bit element of the first source vector with all active elements with an element number less than or equal to its own in the second source vector, and places the count of matching elements in the corresponding element of the destination vector. Inactive elements in the destination vector are set to zero.

This instruction is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

	31	30	29	28	27	26	25	24	23 22	21	20 19 18 17 16	15	14	13	12 11	10	9	8	7	6	5	4	3	2	1	0
Ī	0	1	0	0	0	1	0	1	size	1	Zm	1	1	0	Pg				Zn					Zd		

```
if !HaveSVE2() then UNDEFINED;
if size IN {'0x'} then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer d = UInt(Zd);
integer n = UInt(Zn);
integer m = UInt(Zm);</pre>
```

Assembler Symbols

<Zd> Is the name of the destination scalable vector register,

encoded in the "Zd" field.

<T> Is the size specifier, encoded in "size<0>":

size<0>	<t></t>
0	S
1	D

<Pg> Is the name of the governing scalable predicate register P0-

P7, encoded in the "Pg" field.

<Zn> Is the name of the first source scalable vector register,

encoded in the "Zn" field.

<Zm> Is the name of the second source scalable vector register,

encoded in the "Zm" field.

Operation

```
CheckNonStreamingSVEEnabled();
constant integer VL = CurrentVL;
```

```
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(PL) mask = \underline{P}[g, PL];
bits(VL) operand1 = if \underline{AnyActiveElement} (mask, esize) then \underline{Z}[n, VL] else
bits (VL) operand2 = if \frac{\text{AnyActiveElement}}{\text{AnyActiveElement}} (mask, esize) then \frac{Z}{\text{Im}}, VL] else
bits(VL) result;
for e = 0 to elements-1
     integer count = 0;
     if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
          bits(esize) element1 = Elem[operand1, e, esize];
           for i = 0 to e
                if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, i, esize) then
                     bits(esize) element2 = Elem[operand2, i, esize];
                     if element1 == element2 then
                           count = count + 1;
     Elem[result, e, esize] = count<esize-1:0>;
Z[d, VL] = result;
```

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.