
<u>Index by</u>	<u>Sh</u>
Encoding	Pseud

SIMD&FP **SME** Base **SVE** Instructions Instructions Instructions **Instructions**

FMLSLB (indexed)

Half-precision floating-point multiply-subtract long from single-precision (bottom, indexed)

This half-precision floating-point multiply-subtract long instruction widens the even-numbered half-precision elements in the first source vector and the indexed element from the corresponding 128-bit segment in the second source vector to single-precision format and then destructively multiplies and subtracts these values without intermediate rounding from the singleprecision elements of the destination vector that overlap with the corresponding half-precision elements in the first source vector. This instruction is unpredicated.



FMLSLB <Zda>.S, <Zn>.H, <Zm>.H[<imm>]

```
if ! <a href="HaveSVE2">HaveSME</a>() then UNDEFINED;
constant integer esize = 32;
integer n = UInt(Zn);
integer m = UInt(Zm);
integer da = <u>UInt</u>(Zda);
integer index = UInt(i3h:i3l);
boolean op1_neg = TRUE;
```

Assembler Symbols

<zda></zda>	Is the name of the third source and destination scalable vector register, encoded in the "Zda" field.
<zn></zn>	Is the name of the first source scalable vector register, encoded in the "Zn" field.
<zm></zm>	Is the name of the second source scalable vector register Z0-Z7, encoded in the "Zm" field.
<imm></imm>	Is the immediate index, in the range 0 to 7, encoded in the " $i3h:i3l$ " fields.

Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
integer eltspersegment = 128 DIV esize;
bits(VL) operand1 = \underline{Z}[n, VL];
bits(VL) operand2 = \frac{\mathbb{Z}}{[m, VL]};
```

```
bits(VL) operand3 = Z[da, VL];
bits(VL) result;

for e = 0 to elements-1
   integer segmentbase = e - (e MOD eltspersegment);
   integer s = 2 * segmentbase + index;
   bits(esize DIV 2) element1 = Elem[operand1, 2 * e + 0, esize DIV 2]
   bits(esize DIV 2) element2 = Elem[operand2, s, esize DIV 2];
   bits(esize) element3 = Elem[operand3, e, esize];
   if op1_neg then element1 = FPNeg(element1);
   Elem[result, e, esize] = FPMulAddH(element3, element1, element2, FF
Z[da, VL] = result;
```

Operational information

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is unpredictable:

- The MOVPRFX instruction must be unpredicated.
- The MOVPRFX instruction must specify the same destination register as this instruction.
- The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

 $Internal\ version\ only:\ is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu