

## EDDEVAFF1, External Debug Device Affinity register 1

The EDDEVAFF1 characteristics are:

### Purpose

Copy of the high half of the PE [MPIDR\\_EL1](#) register that allows a debugger to determine which PE in a multiprocessor system the external debug component relates to.

### Configuration

When FEAT\_DoPD is implemented, EDDEVAFF1 is in the Core power domain. Otherwise, EDDEVAFF1 is in the Debug power domain.

### Attributes

EDDEVAFF1 is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<a href="#">MPIDR_EL1hi</a>																															

#### MPIDR\_EL1hi, bits [31:0]

[MPIDR\\_EL1](#) high half. Read-only copy of the high half of [MPIDR\\_EL1](#), as seen from the highest implemented Exception level.

### Accessing EDDEVAFF1

**EDDEVAFF1 can be accessed through the external debug interface:**

Component	Offset	Instance
Debug	0xFAC	EDDEVAFF1

This interface is accessible as follows:

- When FEAT\_DoPD is not implemented or IsCorePowered(), accesses to this register are **RO**.
- Otherwise, accesses to this register generate an error response.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.