

# GICD\_ISPENDR<n>E, Interrupt Set-Pending Registers (extended SPI range), n = 0 - 31

The GICD\_ISPENDR<n>E characteristics are:

## Purpose

Adds the pending state to the corresponding SPI in the extended SPI range.

## Configuration

This register is present only when FEAT\_GICv3p1 is implemented. Otherwise, direct accesses to GICD\_ISPENDR<n>E are res0.

When [GICD\\_TYPER](#).ESPI==0, these registers are res0.

When [GICD\\_TYPER](#).ESPI==1, the number of implemented GICD\_ISPENDR<n>E registers is ([GICD\\_TYPER](#).ESPI\_range+1). Registers are numbered from 0.

## Attributes

GICD\_ISPENDR<n>E is a 32-bit register.

## Field descriptions

31	30	29	28	27	
<a href="#">Set_pending_bit31</a>	<a href="#">Set_pending_bit30</a>	<a href="#">Set_pending_bit29</a>	<a href="#">Set_pending_bit28</a>	<a href="#">Set_pending_bit27</a>	<a href="#">Set_pending_bit26</a>

### Set\_pending\_bit<x>, bit [x], for x = 31 to 0

For the extended SPIs, adds the pending state to interrupt number x. Reads and writes have the following behavior:

Set_pending_bit<x>	Meaning
0b0	If read, indicates that the corresponding interrupt is not pending. If written, has no effect.

0b1

If read, indicates that the corresponding interrupt is pending, or active and pending.

If written, changes the state of the corresponding interrupt from inactive to pending, or from active to active and pending.

This has no effect in the following cases:

- If the interrupt is already pending because of a write to GICD\_ISPENDR<n>E.
- If the interrupt is already pending because the corresponding interrupt signal is asserted. In this case, the interrupt remains pending if the interrupt signal is deasserted.

---

The reset behavior of this field is:

- On a GIC reset, this field resets to 0.

For INTID  $m$ , when DIV and MOD are the integer division and modulo operations:

- The corresponding GICD\_ISPENDR<n>E number,  $n$ , is given by  $n = (m-4096) \text{ DIV } 32$ .
- The offset of the required GICD\_ISPENDR<n>E is  $(0 \times 1600 + (4 * n))$ .
- The bit number of the required group modifier bit in this register is  $(m-4096) \text{ MOD } 32$ .

## Accessing GICD\_ISPENDR<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICD\_ISPENDR<n>E, the corresponding bit is res0.

When [GICD\\_CTLR.DS](#)==0, bits corresponding to Secure SPIs are RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

**GICD\_ISPENDR<n>E can be accessed through the memory-mapped interfaces:**

Component	Frame	Offset	Instance
GIC Distributor	Dist_base	0x1600 + (4 * n)	GICD_ISPENDR<n>E

Accesses on this interface are **RW**.