

## AMCNTENCLR0, Activity Monitors Count Enable Clear Register 0

The AMCNTENCLR0 characteristics are:

### Purpose

Disable control bits for the architected activity monitors event counters, [AMEVCNTR0<n>](#).

### Configuration

External register AMCNTENCLR0 bits [31:0] are architecturally mapped to AArch64 System register [AMCNTENCLR0\\_EL0\[31:0\]](#).

External register AMCNTENCLR0 bits [31:0] are architecturally mapped to AArch32 System register [AMCNTENCLR0\[31:0\]](#).

It is implementation defined whether AMCNTENCLR0 is implemented in the Core power domain or in the Debug power domain.

This register is present only when FEAT\_AMUv1 is implemented. Otherwise, direct accesses to AMCNTENCLR0 are res0.

### Attributes

AMCNTENCLR0 is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0																RAZ/WI								P3	P2	P1	P0				

#### Bits [31:16]

Reserved, res0.

#### Bits [15:4]

Reserved, RAZ/WI.

This field is reserved for additional architected activity monitor event counters, which Arm might define in a future version of the Activity Monitors architecture.

## P<n>, bit [n], for n = 3 to 0

Activity monitor event counter disable bit for [AMEVCNTR0<n>](#).

### Note

[AMCGCR](#).CG0NC identifies the number of architected activity monitor event counters. In an implementation that includes FEAT\_AMUv1, the number of architected activity monitor event counters is 4.

Possible values of each bit are:

P<n>	Meaning
0b0	When read, means that <a href="#">AMEVCNTR0&lt;n&gt;</a> is disabled.
0b1	When read, means that <a href="#">AMEVCNTR0&lt;n&gt;</a> is enabled.

The reset behavior of this field is:

- On an AMU reset, this field resets to 0.

## Accessing AMCNTENCLR0

AMCNTENCLR0 can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
AMU	0xC20	AMCNTENCLR0

Accesses on this interface are **RO**.

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.