<u>SME</u>	<u>Index by</u>
<u>Instructions</u>	Encoding

Pseu

SIMD&FP Base **SVE** Instructions **Instructions** I **Instructions**

LD1D (scalar plus scalar, tile slice)

Contiguous load of doublewords to 64-bit element ZA tile slice

The slice number within the tile is selected by the sum of the slice index register and immediate offset, modulo the number of 64-bit elements in a vector. The immediate offset is in the range 0 to 1. The memory address is generated by a 64-bit scalar base and an optional 64-bit scalar offset which is multiplied by 8 and added to the base address. Inactive elements will not cause a read from Device memory or signal a fault, and are set to zero in the destination vector.

SME (FEAT SME)

```
3130292827262524
                           22
                               212019181716151413121110 9 8 7 6 5 4 3 2 1 0
                   23
|1 1 1 0 0 0 0 0|
                           1
                               101
                                     Rm
                                           |V| Rs | Pg |
                                                           Rn |0| ZAt |01|
                msz<1>msz<0>
```

LD1D { <ZAt><HV>.D[<Ws>, <offs>] }, <Pg>/Z, [<Xn SP>{, <Xm>, LSL #3}]

```
if !HaveSME() then UNDEFINED;
integer n = UInt(Rn);
integer m = UInt(Rm);
integer g = <u>UInt</u>('0':Pg);
integer s = UInt('011':Rs);
integer t = UInt(ZAt);
integer offset = UInt(o1);
constant integer esize = 64;
boolean vertical = V == '1';
```

Assembler Symbols

<ZAt>Is the name of the ZA tile ZAO-ZA7 to be accessed, encoded in the "ZAt" field.

<HV> Is the horizontal or vertical slice indicator, encoded in "V":

V	<hv></hv>
0	Н
1	V

<Ws>Is the 32-bit name of the slice index register W12-W15, encoded in the "Rs" field.

<offs> Is the slice index offset, in the range 0 to 1, encoded in the "o1" field.

```
<Pg> Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<Xm> Is the optional 64-bit name of the general-purpose offset register, defaulting to XZR, encoded in the "Rm" field.
```

Operation

```
CheckStreamingSVEAndZAEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer dim = VL DIV esize;
bits(64) base;
bits(64) addr;
bits(PL) mask = P[g, PL];
bits (64) moffs = X[m, 64];
bits(32) index = \underline{X}[s, 32];
integer slice = (<u>UInt</u>(index) + offset) MOD dim;
bits(VL) result;
constant integer mbytes = esize DIV 8;
boolean contiguous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = TRUE;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescSME</u>(<u>MemOp_LOAD</u>, nontemporal, co
if n == 31 then
     if <u>AnyActiveElement</u> (mask, esize)
            <u>ConstrainUnpredictableBool</u>(<u>Unpredictable_CHECKSPNONEA</u>CTIVE) t
          CheckSPAlignment();
    base = SP[];
else
    base = X[n, 64];
for e = 0 to dim - 1
     addr = base + <u>UInt</u> (moffs) * mbytes;
     if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
          Elem[result, e, esize] = Mem[addr, mbytes, accdesc];
     else
          \underline{\text{Elem}}[\text{result}, e, \text{esize}] = \underline{\text{Zeros}}(\text{esize});
     moffs = moffs + 1;
ZAslice[t, esize, vertical, slice, VL] = result;
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

	<u>Base</u>	<u>SIMD&FP</u>	<u>SVE</u>	<u>SME</u>	<u>Index by</u>		
	Instructions	Instructions	Instructions	Instructions	Encoding		
Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode							
	no diffs	2023 09 RC2, sve v	2023-06 rel ; Build	d timestamp: 2023-	09-18T17:56		

Sh Pseu

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.