SIMD&FP SVE SME Index by Instructions Instructions Encoding

AND (shifted register)

Base

Instructions

Bitwise AND (shifted register) performs a bitwise AND of a register value and an optionally-shifted register value, and writes the result to the destination register.

31 30 29 28 27 26 25 24 23 22 21	20 19 18 17 16	15 14 13 12 11 10	9 8 7 6 5	4 3 2 1 0	
sf 0 0 0 1 0 1 0 shift 0	Rm	imm6	Rn	Rd	
opc N					
·					
32-bit (sf == 0)					
J_ 111 (J. 7)					
AND <wd>, <wn>,</wn></wd>	<wm>{, <</wm>	shift> # <amo< td=""><td>unt>}</td><td></td></amo<>	unt>}		
,	`,		,		
64-bit (sf == 1)					
04-bit (Si == 1)					
AND <xd>, <xn>,</xn></xd>	< \Xm> \ (shift> # <amo< td=""><td>unt>l</td><td></td></amo<>	unt>l		
THILD (NO.) (MIL)	\2\frac{2\frac{1}{2}}{2}	JIIIIC> # \amo	urc> j		
integer d = <u>UInt</u> (R	d):				
integer n = <u>UInt</u> (Rn);					
integer m = <u>UInt</u> (Rm);					
constant integer datasize = 32 << UInt(sf);					
if sf == '0' && imm6<5> == '1' then UNDEFINED;					
			•		

ShiftType shift_type = DecodeShift(shift);
integer shift_amount = UInt(imm6);

Assembler Symbols

<wd></wd>	Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
<wn></wn>	Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
<wm></wm>	Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
<xd></xd>	Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
<xn></xn>	Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
<xm></xm>	Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.

<shift>

Is the optional shift to be applied to the final source, defaulting to LSL and encoded in "shift":

shift	<shift></shift>
0.0	LSL
01	LSR
10	ASR
11	ROR

<amount>

For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,

Operation

```
bits(datasize) operand1 = X[n, datasize];
bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount, datasize)
bits(datasize) result;

result = operand1 AND operand2;
X[d, datasize] = result;
```

Operational information

If PSTATE DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu