| <u>by</u> | <u>Sh</u> |
|-----------|-------------|
| ling | <u>Pseu</u> |

UZP (two registers)

Concatenate elements from two vectors

Concatenate every second element from each of the first and second source vectors and place them in the corresponding elements of the two destination vectors.

This instruction is unpredicated.

It has encodings from 2 classes: 8-bit to 64-bit elements and 128-bit element

8-bit to 64-bit elements (FEAT SME2)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  

1 1 0 0 0 0 0 1 size 1 Zm 1 1 0 1 0 0 Zn Zd 1
```

```
UZP { <Zd1>.<T>-<Zd2>.<T> }, <Zn>.<T>, <Zm>.<T>

if !HaveSME2() then UNDEFINED;

constant integer esize = 8 << UInt(size);

integer n = UInt(Zn);

integer m = UInt(Zm);

integer d = UInt(Zd:'0');</pre>
```

128-bit element (FEAT_SME2)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 0 0 0 0 0 0 1 0 0 1 Zm 1 1 0 1 0 1 Zn Zd 1
```

```
UZP { \langle Zd1 \rangle . Q - \langle Zd2 \rangle . Q }, \langle Zn \rangle . Q, \langle Zm \rangle . Q
```

```
if !HaveSME2() then UNDEFINED;
constant integer esize = 128;
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Zd:'0');
```

Assembler Symbols

<Zd1>

Is the name of the first destination scalable vector register of a multi-vector sequence, encoded as "Zd" times 2.

<T>

Is the size specifier, encoded in "size":

| size | <t></t> | |
|------|---------|--|
| 00 | В | |
| 01 | Н | |
| 10 | S | |
| 11 | D | |

<Zd2>

Is the name of the second destination scalable vector register of a multi-vector sequence, encoded as "Zd" times 2 plus 1.

<Zn>

Is the name of the first source scalable vector register, encoded in the "Zn" field.

<Zm>

Is the name of the second source scalable vector register, encoded in the "Zm" field.

Operation

```
CheckStreamingSVEEnabled();
constant integer VL = CurrentVL;
if VL < esize * 2 then UNDEFINED;
constant integer pairs = VL DIV (esize * 2);
bits(VL) result0;
bits(VL) result1;

for r = 0 to 1
   integer base = r * pairs;
   bits(VL) operand = if r == 0 then Z[n, VL] else Z[m, VL];
   for p = 0 to pairs-1
        Elem[result0, base+p, esize] = Elem[operand, 2*p+0, esize];
        Elem[result1, base+p, esize] = Elem[operand, 2*p+1, esize];
Z[d+0, VL] = result0;
Z[d+1, VL] = result1;</pre>
```

Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56 Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.