# MPAMCFG\_DIS, MPAM Partition Configuration Disable Register

The MPAMCFG DIS characteristics are:

# **Purpose**

Disables a PARTID configuration as set in other MPAMCFG registers.

MPAMCFG\_DIS\_s disables a Secure PARTID. MPAMCFG\_DIS\_ns disables a Non-secure PARTID. MPAMCFG\_DIS\_rl disables a Realm PARTID. MPAMCFG\_DIS\_rt disables a Root PARTID.

# **Configuration**

This register is present only when (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented) and MPAMF\_IDR.HAS\_ENDIS == 1. Otherwise, direct accesses to MPAMCFG DIS are res0.

## **Attributes**

MPAMCFG DIS is a 32-bit register.

# Field descriptions

31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
NFL	RES0	PARTID

## NFU, bit [31] When MPAMF IDR.HAS NFU == 1:

No Future Use. Software indicates that the PARTID disabled with NFU of 1 will not be used again and will be reconfigured and reenabled before being used again.

NFU	Meaning	
0b0	Control settings of the disabled	
	PARTID must be retained.	
0b1	Control settings of the disabled	
	PARTID may take an unknown	
	value.	

#### Otherwise:

Reserved, res0.

#### Bits [30:16]

Reserved, res0.

## PARTID, bits [15:0]

Selects the PARTID to disable.

# Accessing MPAMCFG\_DIS

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MPAMCFG\_DIS\_s must only be accessible from the Secure MPAM feature page.
- MPAMCFG\_DIS\_ns must only be accessible from the Non-secure MPAM feature page.
- MPAMCFG\_DIS\_rt must only be accessible from the Root MPAM feature page.
- MPAMCFG\_DIS\_rl must only be accessible from the Realm MPAM feature page.

MPAMCFG\_DIS\_s, MPAMCFG\_DIS\_ns, MPAMCFG\_DIS\_rt, and MPAMCFG\_DIS\_rl must be separate registers:

- The Secure instance (MPAMCFG\_DIS\_s) accesses the PARTID disable used for Secure PARTIDs.
- The Non-secure instance (MPAMCFG\_DIS\_ns) accesses the PARTID disable used for Non-secure PARTIDs.
- The Root instance (MPAMCFG\_DIS\_rt) accesses the PARTID disable used for Root PARTIDs.
- The Realm instance (MPAMCFG\_DIS\_rl) accesses the PARTID disable used for Realm PARTIDs.

When RIS is implemented, loads and stores to MPAMCFG\_DIS access the PARTID disable configuration settings for the PARTID disable resource instance selected by <a href="MPAMCFG\_PART\_SEL">MPAMCFG\_PART\_SEL</a>.RIS and the PARTID selected by <a href="MPAMCFG\_PART\_SEL">MPAMCFG\_PART\_SEL</a>.PARTID SEL.

When RIS is not implemented, loads and stores to MPAMCFG\_DIS access the PARTID disable configuration settings for the PARTID selected by MPAMCFG\_PART\_SEL.PARTID\_SEL.

When PARTID narrowing is implemented, loads and stores to MPAMCFG\_DIS access the PARTID disable configuration settings for the internal PARTID selected by <a href="MPAMCFG\_PART\_SEL">MPAMCFG\_PART\_SEL</a>. PARTID\_SEL, and <a href="MPAMCFG\_PART\_SEL">MPAMCFG\_PART\_SEL</a>. INTERNAL must be 1.

When PARTID narrowing is not implemented, loads and stores to MPAMCFG\_DIS access the PARTID disable configuration settings for the request PARTID selected by <a href="MPAMCFG\_PART\_SEL">MPAMCFG\_PART\_SEL</a>. PARTID\_SEL, and <a href="MPAMCFG\_PART\_SEL">MPAMCFG\_PART\_SEL</a>. INTERNAL must be 0.

### MPAMCFG\_DIS can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x0310	MPAMCFG_DIS_s

Accesses on this interface are **WO/RAZ**.

Com	ponent	Frame	Offset	Instance
M	PAM	MPAMF_BASE_ns	0x0310	MPAMCFG_DIS_ns

Accesses on this interface are WO/RAZ.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x0310	MPAMCFG_DIS_rt

When FEAT\_RME is implemented, accesses on this interface are **WO/RAZ**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x0310	MPAMCFG_DIS_rl

When FEAT\_RME is implemented, accesses on this interface are **WO/RAZ**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.