AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

CTIGATE, CTI Channel Gate Enable register

The CTIGATE characteristics are:

Purpose

Determines whether events on channels propagate through the CTM to other ECT components, or from the CTM into the CTI.

Configuration

CTIGATE is in the Debug power domain.

Attributes

CTIGATE is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 GATE31GATE30GATE29GATE28GATE27GATE26GATE25GATE24GATE23GATE22GATE21GATE20GATE

GATE<x>, bit [x], for x = 31 to 0

Channel $\langle x \rangle$ gate enable.

Bits [31:N] are RAZ/WI. N is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.

GATE <x></x>	Meaning
0d0	Disable output and, if
	$\underline{\text{CTIDEVID}}.\text{INOUT} == 0b01,$
	input channel <x></x>
	propagation.
0b1	Enable output and, if
	$\underline{\text{CTIDEVID}}.\text{INOUT} == 0b01,$
	input channel <x></x>
	propagation.

If GATE<x> is set to 0, no new events will be propagated to the ECT, and if the ECT supports multicycle channel events any existing output channel events will be terminated.

The reset behavior of this field is:

• On an External debug reset, this field resets to an architecturally unknown value.

Accessing CTIGATE

CTIGATE can be accessed through the external debug interface:

Component	Offset	Instance	
CTI	0x140	CTIGATE	

This interface is accessible as follows:

- When SoftwareLockStatus(), accesses to this register are **RO**.
- When !SoftwareLockStatus(), accesses to this register are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.