# GICR\_VSGIPENDR, Redistributor virtual SGI pending state register

The GICR VSGIPENDR characteristics are:

## **Purpose**

Requests the pending state of virtual SGIs for a specified vPE.

## **Configuration**

This register is present only when FEAT\_GICv4p1 is implemented. Otherwise, direct accesses to GICR VSGIPENDR are res0.

A copy of this register is provided for each Redistributor.

#### **Attributes**

GICR VSGIPENDR is a 32-bit register.

## Field descriptions

31 30 29 28 2	7 26 25	24 23	3 22	21	20 1	.9 1	8 17	<sup>'</sup> 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Busy RES0					Pending																			

#### **Busy, bit [31]**

ID of target vPEID

Busy	Meaning
0b0	Query of virtual SGI state not in
	progress.
0b1	Query of virtual SGI state in
	progress.

#### Bits [30:16]

Reserved, res0.

#### Pending, bits [15:0]

Pending state of virtual SGIs for requested vPEID.

This field is unknown when GICR VSGIPENDR. Busy == 1

## **Accessing GICR\_VSGIPENDR**

## GICR\_VSGIPENDR can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Redistributor	_	0x0088	GICR_VSGIPENDR

Accesses on this interface are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.