# CTICIDR2, CTI Component Identification Register 2

The CTICIDR2 characteristics are:

# **Purpose**

Provides information to identify a CTI component.

For more information, see 'About the Component Identification scheme'.

# **Configuration**

CTICIDR2 is in the Debug power domain.

Implementation of this register is optional.

This register is required for CoreSight compliance.

### **Attributes**

CTICIDR2 is a 32-bit register.

# Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	8	7	6	5	4	3	2	1	0
RES0		PRMBL_2							

#### Bits [31:8]

Reserved, res0.

### **PRMBL\_2**, bits [7:0]

Preamble.

Reads as  $0 \times 05$ .

Access to this field is **RO**.

# **Accessing CTICIDR2**

### CTICIDR2 can be accessed through the external debug interface:

Component	Offset	Instance
-----------	--------	----------

CTI	0xFF8	CTICIDR2
-----	-------	----------

Accesses on this interface are RO.

AArch32 Registers AArch64 Registers

AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.