x by	Sh
ding	Pseud

FCADD

Floating-point complex add with rotate (predicated)

Add the real and imaginary components of the active floating-point complex numbers from the first source vector to the complex numbers from the second source vector which have first been rotated by 90 or 270 degrees in the direction from the positive real axis towards the positive imaginary axis, when considered in polar representation, equivalent to multiplying the complex numbers in the second source vector by $\hat{A}\pm j$ beforehand. Destructively place the results in the corresponding elements of the first source vector. Inactive elements in the destination vector register remain unmodified.

Each complex number is represented in a vector register as an even/odd pair of elements with the real part in the even-numbered element and the imaginary part in the odd-numbered element.

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 0 0 1 0 0 size 0 0 0 0 0 rot 1 0 0 Pg Zm Zdn
```

```
FCADD <Zdn>.<T>, <Pg>/M, <Zdn>.<T>, <Zm>.<T>, <const>
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '00' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer dn = UInt(Zdn);
integer m = UInt(Zm);
boolean sub_i = (rot == '0');
boolean sub_r = (rot == '1');</pre>
```

Assembler Symbols

<7.dn>

Is the name of the first source and destination scalable vector register, encoded in the "Zdn" field.

<T>

Is the size specifier, encoded in "size":

size	<t></t>
0.0	RESERVED
01	Н
10	S
11	D

<Pq>

Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<Zm>

Is the name of the second source scalable vector register, encoded in the "Zm" field.

<const>

Is the const specifier, encoded in "rot":

rot	<const></const>
0	#90
1	#270

Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer pairs = VL DIV (2 * esize);
bits(PL) mask = \underline{P}[g, PL];
bits(VL) operand1 = Z[dn, VL];
bits (VL) operand2 = if AnyActiveElement (mask, esize) then Z[m, VL] else
bits(VL) result;
for p = 0 to pairs-1
     acc_r = Elem[operand1, 2 * p + 0, esize];
acc_i = Elem[operand1, 2 * p + 1, esize];
     if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, 2 * p + 0, esize) then
          elt2_i = Elem[operand2, 2 * p + 1, esize];
         if sub_i then elt2_i = FPNeq(elt2_i);
          acc_r = FPAdd(acc_r, elt2_i, FPCR[]);
     if ActivePredicateElement (mask, 2 * p + 1, esize) then
   elt2_r = Elem[operand2, 2 * p + 0, esize];
         if sub_r then elt2_r = FPNeq(elt2_r);
          acc_i = FPAdd(acc_i, elt2_r, FPCR[]);
     Elem[result, 2 * p + 0, esize] = acc_r;
     Elem[result, 2 * p + 1, esize] = acc_i;
Z[dn, VL] = result;
```

Operational information

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is unpredictable:

- The MOVPRFX instruction must be unpredicated, or be predicated using the same governing predicate register and source element size as this instruction.
- The MOVPRFX instruction must specify the same destination register as this instruction.
- The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56 Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.