| <u>SME</u>          | Index by        |
|---------------------|-----------------|
| <u>Instructions</u> | <b>Encoding</b> |

Pseu

# LD2Q (scalar plus immediate)

Base

Instructions

SIMD&FP

**Instructions** 

Contiguous load two-quadword structures to two vectors (immediate index)

**SVE** 

Instructions

Contiguous load two-quadword structures, each to the same element number in two vector registers from the memory address generated by a 64bit scalar base and an immediate index which is a multiple of 2 in the range -16 to 14 that is multiplied by the vector's in-memory size, irrespective of predication,

Each predicate element applies to the same element number in each of the two vector registers, or equivalently to the two consecutive quadwords in memory which make up each structure. Inactive elements will not cause a read from Device memory or signal a fault, and the corresponding element is set to zero in each of the two destination vector registers.

## SVE2 (FEAT\_SVE2p1)

```
31302928272625 24 23 22212019181716151413121110 9 8 7 6 5 4 3 2 1 0

1 0 1 0 0 1 0 0 1 | mm4 | 1 1 1 | Pg | Rn | Zt

num<1>num<0>
```

```
LD2Q { <Zt1>.Q, <Zt2>.Q }, <Pg>/Z, [<Xn | SP>{, #<imm>, MUL VL}]
```

```
if !HaveSVE2p1() && !HaveSME2p1() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer g = UInt(Pg);
constant integer esize = 128;
integer offset = SInt(imm4);
constant integer nreg = 2;
```

### **Assembler Symbols**

| <zt1></zt1>     | Is the name of the first scalable vector register to be transferred, encoded in the "Zt" field.                                       |
|-----------------|---|
| <zt2></zt2>     | Is the name of the second scalable vector register to be transferred, encoded as "Zt" plus 1 modulo 32.                               |
| <pg></pg>       | Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.  |
| <xn sp></xn sp> | Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.                                  |
| <imm></imm>     | Is the optional signed immediate vector offset, a multiple of 2 in the range -16 to 14, defaulting to 0, encoded in the "imm4" field. |

### **Operation**

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(64) base;
bits(PL) mask = P[g, PL];
constant integer mbytes = esize DIV 8;
array [0..1] of bits(VL) values;
boolean contiguous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = n != 31;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescSVE</u> (<u>MemOp_LOAD</u>, nontemporal, co
if !<u>AnyActiveElement</u>(mask, esize) then
    if n == 31 && ConstrainUnpredictableBool (Unpredictable CHECKSPNONEA
         CheckSPAlignment();
else
    if n == 31 then CheckSPAlignment();
    base = if n == 31 then SP[] else X[n, 64];
for e = 0 to elements-1
    for r = 0 to nreg-1
         if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
              integer eoff = (offset * elements * nreg) + (e * nreg) + r;
              bits(64) addr = base + eoff * mbytes;
              Elem[values[r], e, esize] = Mem[addr, mbytes, accdesc];
         else
              \underline{\text{Elem}}[\text{values}[r], e, \text{esize}] = \underline{\text{Zeros}}(\text{esize});
for r = 0 to nreg-1
    \underline{Z}[(t+r) \text{ MOD } 32, \text{ VL}] = \text{values}[r];
```

#### **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

| <u>Base</u>         | SIMD&FP             | <u>SVE</u>          | <u>SME</u>          | Index by        |
|---------------------|---------------------|---------------------|---------------------|-----------------|
| <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <b>Encoding</b> |

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel; Build timestamp: 2023-09-18T17:56

<u>Sh</u> Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.