

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
0	Q	1	0	1	1	1	1	0	!= 0000				immb		0	1	0	1	0	1	Rn				Rd												
immbh																																					

**SLI** **<Vd>.<T>, <Vn>.<T>, #<shift>**

```
integer d = UInt(Rd);
integer n = UInt(Rn);

if immh == '0000' then SEE(asimdimm);
if immh<3>:Q == '10' then UNDEFINED;
constant integer esize = 8 << HighestSetBit(immh);
constant integer datasize = 64 << UInt(Q);
integer elements = datasize DIV esize;

integer shift = UInt(immh:immb) - esize;
```

## Assembler Symbols

**<V>**

Is a width specifier, encoded in “immh”:

immh	<V>
0xxx	RESERVED
1xxx	D

**<d>**

Is the number of the SIMD&FP destination register, in the “Rd” field.

**<n>**

Is the number of the first SIMD&FP source register, encoded in the “Rn” field.

**<Vd>**

Is the name of the SIMD&FP destination register, encoded in the “Rd” field.

**<T>**

Is an arrangement specifier, encoded in “immh:Q”:

immh	Q	<T>
0000	x	<a href="#">SEE Advanced SIMD modified immediate</a>
0001	0	8B
0001	1	16B
001x	0	4H
001x	1	8H
01xx	0	2S
01xx	1	4S
1xxx	0	RESERVED
1xxx	1	2D

**<Vn>**

Is the name of the SIMD&FP source register, encoded in the “Rn” field.

<shift>

For the scalar variant: is the left shift amount, in the range 0 to 63, encoded in “immh:immb”:

immh	<shift>
0xxx	RESERVED
1xxx	(UInt(immh:immb)-64)

For the vector variant: is the left shift amount, in the range 0 to the element width in bits minus 1, encoded in “immh:immb”:

immh	<shift>
0000	<a href="#">SEE Advanced SIMD modified immediate</a>
0001	(UInt(immh:immb)-8)
001x	(UInt(immh:immb)-16)
01xx	(UInt(immh:immb)-32)
1xxx	(UInt(immh:immb)-64)

## Operation

```
CheckFPAdvSIMDEnabled64\(\);  
bits(datasize) operand = V[n, datasize];  
bits(datasize) operand2 = V[d, datasize];  
bits(datasize) result;  
bits(esize) mask = LSL(Ones(esize), shift);  
bits(esize) shifted;  
  
for e = 0 to elements-1  
    shifted = LSL(Elem[operand, e, esize], shift);  
    Elem[result, e, esize] = (Elem[operand2, e, esize] AND NOT(mask)) C  
V[d, datasize] = result;
```

## Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

[Base  
Instructions](#)

[SIMD&FP  
Instructions](#)

[SVE  
Instructions](#)

[SME  
Instructions](#)

[Index by  
Encoding](#)

[Sh  
Pseud](#)

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode  
no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel ; Build timestamp: 2023-09-18T17:56

