AArch64 Instructions Index by Encoding External Registers

GICD_SETSPI_NSR, Set Non-secure SPI Pending Register

The GICD SETSPI NSR characteristics are:

Purpose

Adds the pending state to a valid SPI if permitted by the Security state of the access and the GICD NSACR<n> value for that SPI.

A write to this register changes the state of an inactive SPI to pending, and the state of an active SPI to active and pending.

Configuration

If $\underline{GICD} \underline{TYPER}.MBIS == 0$, this register is reserved.

When $\underline{\text{GICD_CTLR}}$.DS == 1, this register provides functionality for all SPIs.

Attributes

GICD_SETSPI_NSR is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0			
RES0	INTID			

Bits [31:13]

Reserved, res0.

INTID, bits [12:0]

The INTID of the SPI.

The function of this register depends on whether the targeted SPI is configured to be an edge-triggered or level-sensitive interrupt:

 For an edge-triggered interrupt, a write to GICD_SETSPI_NSR or <u>GICD_SETSPI_SR</u> adds the pending state to the targeted interrupt. It will stop being pending on activation, or if the pending state is removed by a write to <u>GICD_CLRSPI_NSR</u>, <u>GICD_CLRSPI_SR</u>, or <u>GICD_ICPENDR<n></u>. For a level-sensitive interrupt, a write to GICD_SETSPI_NSR or <u>GICD_SETSPI_SR</u> adds the pending state to the targeted interrupt. It will remain pending until it is deasserted by a write to <u>GICD_CLRSPI_NSR</u> or <u>GICD_CLRSPI_SR</u>. If the interrupt is activated between having the pending state added and being deactivated, then the interrupt will be active and pending.

Accessing GICD SETSPI NSR

Writes to this register have no effect if:

- The value written specifies a Secure SPI, the value is written by a Non-secure access, and the value of the corresponding GICD NSACR<n> register is 0.
- The value written specifies an invalid SPI.
- The SPI is already pending.

16-bit accesses to bits [15:0] of this register must be supported.

Note

A Secure access to this register can set the pending state of any valid SPI.

GICD_SETSPI_NSR can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance	
GIC Distributor	Dist_base	0x0040	GICD_SETSP	I_NSR

Accesses on this interface are **WO**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.