<u>SME</u>	<u>Index by</u>	<u>Sh</u>
<u>Instructions</u>	<b>Encoding</b>	<u>Pseuc</u>

**FMOV** (zero, predicated)

Base

Instructions

Move floating-point +0.0 to vector elements (predicated)

SIMD&FP

**Instructions** 

Move floating-point constant +0.0 to each active element in the destination vector. Inactive elements in the destination vector register remain unmodified.

This is a pseudo-instruction of <u>CPY (immediate, merging)</u>. This means:

**SVE** 

**Instructions** 

- The encodings in this description are named to match the encodings of <u>CPY (immediate, merging)</u>.
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of <u>CPY (immediate, merging)</u> gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

FMOV 
$$\langle Zd \rangle . \langle T \rangle$$
,  $\langle Pq \rangle / M$ , #0.0

is equivalent to

## **Assembler Symbols**

<Zd>

Is the name of the destination scalable vector register, encoded in the "Zd" field.

<T>

Is the size specifier, encoded in "size":

size	<t></t>
0.0	RESERVED
01	Н
10	S
11	D

<Pg>

Is the name of the governing scalable predicate register, encoded in the "Pg" field.

## **Operation**

The description of <u>CPY (immediate, merging)</u> gives the operational pseudocode for this instruction.

## **Operational information**

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then if PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
  - The values of the NZCV flags.

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is unpredictable:

- The MOVPRFX instruction must be unpredicated, or be predicated using the same governing predicate register and source element size as this instruction.
- The MOVPRFX instruction must specify the same destination register as this instruction.
- The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

 $Internal\ version\ only:\ is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu