TRCIDR6, ID Register 6

The TRCIDR6 characteristics are:

Purpose

Returns the tracing capabilities of the trace unit.

Configuration

External register TRCIDR6 bits [31:0] are architecturally mapped to AArch64 System register TRCIDR6[31:0].

This register is present only when FEAT_ETE is implemented and FEAT_TRC_EXT is implemented. Otherwise, direct accesses to TRCIDR6 are res0.

Attributes

TRCIDR6 is a 32-bit register.

Field descriptions

313029282726252423222120191817161514131211109876543	3 2	1	0
RES0	EXLEVEL	RL EL2 EXLEVEL RL	EL1 EXLEVEL R

Bits [31:3]

Reserved, res0.

EXLEVEL RL EL2, bit [2]

Indicates if Realm EL2 is implemented.

EXLEVEL_RL_EL2	Meaning
0b0	Realm EL2 is not
	implemented.
0b1	Realm EL2 is
	implemented.

EXLEVEL_RL_EL1, bit [1]

Indicates if Realm EL1 is implemented.

_EXLEVEL_RL_EL1	Meaning

0b0	Realm EL1 is not
	implemented.
0b1	Realm EL1 is
	implemented.

EXLEVEL RL ELO, bit [0]

Indicates if Realm EL0 is implemented.

EXLEVEL_RL_EL0	Meaning
0b0	Realm EL0 is not
	implemented.
0b1	Realm EL0 is
	implemented.

Accessing TRCIDR6

TRCIDR6 can be accessed through the external debug interface:

Component	Offset	Instance
ETE	0x1F8	TRCIDR6

This interface is accessible as follows:

- When OSLockStatus() or !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.