Index by	Sh
Encoding	<u>Pseu</u>

Base SIMD&FP Instructions Instructions

SVE Instructions SME Instructions

## **FJCVTZS**

Floating-point Javascript Convert to Signed fixed-point, rounding toward Zero. This instruction converts the double-precision floating-point value in the SIMD&FP source register to a 32-bit signed integer using the Round towards Zero rounding mode, and writes the result to the general-purpose destination register. If the result is too large to be represented as a signed 32-bit integer, then the result is the integer modulo  $2^{32}$ , as held in a 32-bit signed integer.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

## **Double-precision to 32-bit** (FEAT\_JSCVT)

```
FJCVTZS <Wd>, <Dn>
integer d = UInt(Rd);
integer n = UInt(Rn);

if !IsFeatureImplemented(FEAT_JSCVT) then UNDEFINED;
```

## **Assembler Symbols**

<Wd> Is the 32-bit name of the general-purpose destination

register, encoded in the "Rd" field.

<Dn> Is the 64-bit name of the SIMD&FP source register,

encoded in the "Rn" field.

## Operation

```
CheckFPAdvSIMDEnabled64();
FPCRType fpcr = FPCR[];
bits(8) fltval;
bits(32) intval;

bit z;
fltval = V[n, 8];
(intval, z) = FPToFixedJS(fltval, fpcr, TRUE, 32);
PSTATE.<N,Z,C,V> = '0':z:'00';
X[d, 32] = intval;
```

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu