

The MSMON CSU characteristics are:

Accesses the CSU monitor instance selected by  
MSMON CFG MON SEL.

MSMON\_CSU\_s is a Secure cache storage usage monitor instance selected by the Secure instance of [MSMON\\_CFG\\_MON\\_SEL](#).  
MSMON\_CSU\_ns is a Non-secure cache storage usage monitor instance selected by the Non-secure instance of [MSMON\\_CFG\\_MON\\_SEL](#).  
MSMON\_CSU\_rt is a Root cache storage usage monitor instance selected by the Root instance of [MSMON\\_CFG\\_MON\\_SEL](#).  
MSMON\_CSU\_rl is a Realm cache storage usage monitor instance selected by the Realm instance of [MSMON\\_CFG\\_MON\\_SEL](#).

If MPAMF\_IDR.HAS\_RIS is 1, the monitor instance accessed is for the resource instance currently selected by MSMON\_CFG\_MON\_SEL.RIS and the monitor instance of that resource instance selected by MSMON\_CFG\_MON\_SEL.MON\_SEL.

This register is present only when FEAT\_MPAM is implemented, MPAMF\_IDR.HAS\_MSMON == 1 and MPAMF\_MSMON\_IDR.MSMON\_CSU == 1. Otherwise, direct accesses to MSMON CSU are res0.

The power and reset domain of each MSC component is specific to that component.

MSMON CSU is a 32-bit register.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NRDY																VALUE															

## NRDY, bit [31]

Not Ready. Indicates whether the monitor instance has possibly inaccurate data.

NRDY	Meaning
0b0	The monitor instance is ready and the MSMON_CSU.VALUE field is accurate.
0b1	The monitor instance is not ready and the contents of the MSMON_CSU.VALUE field might be inaccurate or otherwise not represent the actual cache storage usage.

## VALUE, bits [30:0]

Cache storage usage measurement value if MSMON\_CSU.NRDY is 0. Invalid if MSMON\_CSU.NRDY is 1.

VALUE is the cache storage usage measured in bytes meeting the criteria set in [MSMON\\_CFG\\_CSU\\_FLT](#) and [MSMON\\_CFG\\_CSU\\_CTL](#) for the monitor instance selected by [MSMON\\_CFG\\_MON\\_SEL](#).

## Accessing MSMON\_CSU

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MSMON\_CSU\_s must only be accessible from the Secure MPAM feature page.
- MSMON\_CSU\_ns must only be accessible from the Non-secure MPAM feature page.
- MSMON\_CSU\_rt must only be accessible from the Root MPAM feature page.
- MSMON\_CSU\_rl must only be accessible from the Realm MPAM feature page.

MSMON\_CSU\_s, MSMON\_CSU\_ns, MSMON\_CSU\_rt, and MSMON\_CSU\_rl must be separate registers:

- The Secure instance (MSMON\_CSU\_s) accesses the cache storage usage monitor used for Secure PARTIDs.
- The Non-secure instance (MSMON\_CSU\_ns) accesses the cache storage usage monitor used for Non-secure PARTIDs.
- The Root instance (MSMON\_CSU\_rt) accesses the cache storage usage monitor used for Root PARTIDs.
- The Realm instance (MSMON\_CSU\_rl) accesses the cache storage usage monitor used for Realm PARTIDs.

When RIS is implemented, reads and writes to MSMON\_CSU access the cache storage usage monitor monitor instance for the cache resource instance selected by [MSMON\\_CFG\\_MON\\_SEL](#).RIS and the cache storage usage monitor instance selected by [MSMON\\_CFG\\_MON\\_SEL](#).MON\_SEL.

When RIS is not implemented, reads and writes to MSMON\_CSU access the cache storage usage monitor monitor instance for the cache storage usage monitor instance selected by [MSMON\\_CFG\\_MON\\_SEL](#).MON\_SEL.

**MSMON\_CSU can be accessed through the memory-mapped interfaces:**

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x0840	MSMON_CSU_s

This interface is accessible as follows:

- When MPAMF\_CSUMON\_IDR.CSU\_RO == 0, accesses to this register are **RW**.
- When MPAMF\_CSUMON\_IDR.CSU\_RO == 1, accesses to this register are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x0840	MSMON_CSU_ns

This interface is accessible as follows:

- When MPAMF\_CSUMON\_IDR.CSU\_RO == 0, accesses to this register are **RW**.
- When MPAMF\_CSUMON\_IDR.CSU\_RO == 1, accesses to this register are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x0840	MSMON_CSU_rt

This interface is accessible as follows:

- When FEAT\_RME is implemented and MPAMF\_CSUMON\_IDR.CSU\_RO == 0, accesses to this register are **RW**.
- When FEAT\_RME is implemented and MPAMF\_CSUMON\_IDR.CSU\_RO == 1, accesses to this register are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x0840	MSMON_CSU_rl

This interface is accessible as follows:

- When FEAT\_RME is implemented and MPAMF\_CSUMON\_IDR.CSU\_RO == 0, accesses to this register are **RW**.
- When FEAT\_RME is implemented and MPAMF\_CSUMON\_IDR.CSU\_RO == 1, accesses to this register are **RO**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.