AArch64 Instructions Index by Encoding External Registers

# GICC\_PMR, CPU Interface Priority Mask Register

The GICC PMR characteristics are:

## **Purpose**

This register provides an interrupt priority filter. Only interrupts with a higher priority than the value in this register are signaled to the PE.

### Note

Higher interrupt priority corresponds to a lower value of the Priority field.

## **Configuration**

This register is present only when FEAT\_GICv3\_LEGACY is implemented. Otherwise, direct accesses to GICC PMR are res0.

This register is available in all configurations of the GIC. If the GIC implementation supports two Security states this register is Common.

## **Attributes**

GICC\_PMR is a 32-bit register.

## Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESO Priority

#### Bits [31:8]

Reserved, res0.

## Priority, bits [7:0]

The priority mask level for the CPU interface. If the priority of the interrupt is higher than the value indicated by this field, the interface signals the interrupt to the PE.

If the GIC implementation supports fewer than 256 priority levels some bits might be RAZ/WI, as follows:

- For 128 supported levels, bit [0] = 0b0.
- For 64 supported levels, bits [1:0] = 0b00.
- For 32 supported levels, bits [2:0] = 0b000.
- For 16 supported levels, bits [3:0] = 0b0000.

For more information, see 'Interrupt prioritization' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

## **Accessing GICC\_PMR**

If the GIC implementation supports two Security states:

- Non-secure accesses to this register can only read or write values corresponding to the lower half of the priority range.
- If a Secure write has programmed the register with a value that corresponds to a value in the upper half of the priority range then:
  - Any Non-secure read of the register returns 0x00, regardless of the value held in the register.
  - Non-secure writes are ignored.

For more information, see 'Interrupt prioritization' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

### GICC\_PMR can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
GIC CPU interface	0x0004	GICC_PMR

This interface is accessible as follows:

- When GICD CTLR.DS == 0, accesses to this register are **RW**.
- When an access is Secure, accesses to this register are **RW**.
- ullet When an access is Non-secure, accesses to this register are  ${f RW}.$

	28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d9	
С	opyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. Th document is Non-Confidentia	is
	document is ivon-confidentic	11.