	Base Instructions	SIMD&FP Instructions	SVE Instructions	SME Instructions	Index by Encoding	<u>Sh</u> Pseud
SE	:L					
Multi-vector conditionally select elements from two vectors						
Read active elements from the two or four first source vectors and inactive elements from the two or four second source vectors and place in the corresponding elements of the two or four destination vectors.  It has encodings from 2 classes: <a href="Two registers">Two registers</a> and <a href="Four registers">Four registers</a>						
Two registers (FEAT_SME2)						
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  1 1 0 0 0 0 0 1 size 1 Zm 0 1 0 0 PNg Zn 0 Zd 0						
	SEL {	<zd1>.<t>-<zd2></zd2></t></zd1>	. <t> }, <png>,</png></t>	{ <zn1>.<t>-&lt;</t></zn1>	Zn2>. <t> },</t>	{ <zm1:< td=""></zm1:<>
	constant integer n integer m integer d integer g	ME2() then UNDER Integer esize = = UInt(Zn:'0'); = UInt(Zm:'0'); = UInt(Zd:'0'); = UInt('1':PNg) Integer nreg = 2	8 << <u>UInt</u> (siz	e);		
Four registers (FEAT_SME2)						
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 0 0 0 0 0 1 size 1 Zm 0 1 1 0 0 PNg Zn 0 0 Zd 0 0						
SEL { <zd1>.<t>-<zd4>.<t> }, <png>, { <zn1>.<t>-<zn4>.<t> }, {</t></zn4></t></zn1></png></t></zd4></t></zd1>						{ <zm1:< td=""></zm1:<>
	constant integer n integer m integer d integer g	ME2() then UNDER Integer esize = = UInt(Zn:'00') = UInt(Zm:'00') = UInt(Zd:'00') = UInt('1':PNg) Integer nreg = 4	<pre>8 &lt;&lt; <u>UInt</u>(siz ; ; ; ;</pre>	e);		
As	sembler Sym	bols				
<	Zd1>	For the two regis destination scala sequence, encod	ble vector regis	ter of a multi-vec		

sequence, encoded as "Zd" times 2.

For the four registers variant: is the name of the first destination scalable vector register of a multi-vector sequence, encoded as "Zd" times 4.

<T>

Is the size specifier, encoded in "size":

<t></t>				
В				
Н				
S				
D				

<Zd4>

Is the name of the fourth destination scalable vector register of a multi-vector sequence, encoded as "Zd" times 4 plus 3.

<Zd2>

Is the name of the second destination scalable vector register of a multi-vector sequence, encoded as "Zd" times 2 plus 1.

<PNg>

Is the name of the governing scalable predicate register PN8-PN15, with predicate-as-counter encoding, encoded in the "PNg" field.

<Zn1>

For the two registers variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zn" times 2.

For the four registers variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zn" times 4.

<Zn4>

Is the name of the fourth scalable vector register of a multivector sequence, encoded as "Zn" times 4 plus 3.

<Zn2>

Is the name of the second scalable vector register of a multi-vector sequence, encoded as "Zn" times 2 plus 1.

<Zm1>

For the two registers variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zm" times 2.

For the four registers variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zm" times 4.

<Zm4>

Is the name of the fourth scalable vector register of a multivector sequence, encoded as "Zm" times 4 plus 3.

<7m2>

Is the name of the second scalable vector register of a multi-vector sequence, encoded as "Zm" times 2 plus 1.

## **Operation**

```
CheckStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
```

```
array [0..3] of bits(VL) results;
bits(PL) pred = P[g, PL];
bits(PL * nreg) mask = CounterToPredicate(pred<15:0>, PL * nreg);

for r = 0 to nreg-1
    bits(VL) operand1 = Z[n+r, VL];
    bits(VL) operand2 = Z[m+r, VL];
    for e = 0 to elements-1
        if ActivePredicateElement(mask, r * elements + e, esize) then
            Elem[results[r], e, esize] = Elem[operand1, e, esize];
    else
        Elem[results[r], e, esize] = Elem[operand2, e, esize];

for r = 0 to nreg-1
    Z[d+r, VL] = results[r];
```

## **Operational information**

## If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
  - The values of the NZCV flags.

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> Instructions Instructions Instructions Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu