GICR_IGROUPRO, Interrupt Group Register 0

The GICR IGROUPRO characteristics are:

Purpose

Controls whether the corresponding SGI or PPI is in Group 0 or Group 1.

Configuration

This register is available in all GIC configurations. If the GIC implementation supports two Security states, this register is Secure.

A copy of this register is provided for each Redistributor.

Attributes

GICR IGROUPR0 is a 32-bit register.

Field descriptions

31 30 29

Redistributor_group_status_bit31 Redistributor_group_status_bit30 Redistributor_group_status_bit29

Redistributor group status bit<x>, bit [x], for x = 31 to 0

Group status bit. In this register:

- Bits [31:16] are group status bits for PPIs.
- Bits [15:0] are group status bits for SGIs.

0b0	
υαυ	When <u>GICD_CTLR</u> .DS==1, the corresponding interrupt is Group 0. When <u>GICD_CTLR</u> .DS==0, the corresponding interrupt is Secure.

0b1	When <u>GICD_CTLR</u> .DS==1, the corresponding interrupt is
	Group 1. When
	<u>GICD_CTLR</u> .DS==0, the corresponding interrupt is

Non-secure Group 1.

When <u>GICD_CTLR</u>.DS == 0, the bit that corresponds to the interrupt is concatenated with the equivalent bit in <u>GICR_IGRPMODR0</u> to form a 2-bit field that defines an interrupt group. The encoding of this field is at <u>GICR_IGRPMODR0</u>.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

The considerations for the reset value of this register are the same as those for $\underline{GICD} \underline{IGROUPR} < n >$ with n = 0.

Accessing GICR IGROUPRO

When affinity routing is not enabled for the Security state of an interrupt in GICR_IGROUPR0, the corresponding bit is res0 and equivalent functionality is provided by $\underline{\text{GICD IGROUPR} < n >}$ with n=0.

When <u>GICD_CTLR</u>.DS == 0, the register is RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

Note

Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than one time. The effect of the change must be visible in finite time.

GICR_IGROUPRO can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance	
GIC	SGI_base	0x0080	GICR_IGROU	PR0
Redistributor	•			

Accesses on this interface are RW.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.