AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

## PMEVTYPER<n>\_EL0, Performance Monitors Event Type Registers, n = 0 - 30

The PMEVTYPER<n> EL0 characteristics are:

### **Purpose**

Configures event counter n, where n is 0 to 30.

## **Configuration**

AArch64 System register PMEVTYPER<n>\_EL0 bits [31:0] are architecturally mapped to AArch32 System register PMEVTYPER<n>[31:0].

AArch64 System register PMEVTYPER<n>\_EL0 bits [63:0] are architecturally mapped to External register <a href="PMU.PMEVTYPER<n>\_EL0[63:0]</a> when FEAT\_PMUv3\_TH is implemented, or FEAT\_PMUv3p8 is implemented or FEAT PMUv3 EXT64 is implemented.

This register is present only when FEAT\_PMUv3 is implemented. Otherwise, direct accesses to PMEVTYPER<n>\_EL0 are undefined.

#### **Attributes**

PMEVTYPER<n>\_EL0 is a 64-bit register.

## Field descriptions

6362 61	60	59	58	57	56 55	54	53	52	51504948	3 47 46	45 44	43 42	4140393	837363	35343332
TC	TE	RES0	<b>SYNC</b>					RES	50				T	Н	
P U NSK	NSU	NSH	M	ΜT	SHIT	RLK	RLU	RLH	RES0	evtCo	unt[1	5:10]	evt(	Count[	[9:0]
3130 29	28	27	26	25	24 23	22	21	20	19181716	5 15 14	13 12	11 10	9876	5 5 4	3 2 1 0

#### TC, bits [63:61]

When (FEAT\_PMUv3\_EDGE is not implemented or PMEVTYPER<n>\_EL0.TE == 0) and FEAT PMUv3 TH is implemented:

Threshold Control.

Defines the threshold function. In the description of this field:

V<sub>B</sub> is the value the event specified by PMEVTYPER<n>\_EL0 would increment the counter by on a processor cycle if the threshold function is disabled.

• TH is the value of PMEVTYPER<n $>_EL0.TH$ .

Comparisons treat  $\boldsymbol{V}_{\boldsymbol{B}}$  and TH as unsigned integer values.

TC	Meaning
000d0	Not-equal. The counter increments by $\boldsymbol{V}_{B}$ on each
	processor cycle when $\boldsymbol{V}_{B}$ is not
0b001	equal to TH. If TH is zero, the threshold function is disabled. Not-equal, count. The counter increments by 1 on each processor cycle when $V_{\mbox{\footnotesize B}}$ is not
0b010	equal to TH. Equals. The counter increments by V <sub>B</sub> on each processor cycle
	when V <sub>B</sub> is equal to TH.
0b011	Equals, count. The counter increments by 1 on each processor cycle when $\mathbf{V}_{\mathbf{B}}$ is equal
	to TH.
0b100	Greater-than-or-equal. The counter increments by ${ m V}_{ m B}$ on
	each processor cycle when $\boldsymbol{V}_{B}$ is
0b101	greater than or equal to TH. Greater-than-or-equal, count. The counter increments by 1 on each processor cycle when V <sub>B</sub> is
0b110	greater than or equal to TH. Less-than. The counter increments by $\boldsymbol{V}_{\boldsymbol{B}}$ on each
	processor cycle when $\boldsymbol{V}_{\boldsymbol{B}}$ is less
0b111	than TH. Less-than, count. The counter increments by 1 on each processor cycle when V <sub>B</sub> is less
	than TH.

The reset behavior of this field is:

- On a Warm reset:
  - When AArch32 is supported, this field resets to 0.
  - $\circ$  Otherwise, this field resets to an architecturally unknown value.

#### When FEAT\_PMUv3\_EDGE is implemented and PMEVTYPER<n>\_EL0.TE == 1:

Threshold Control.

Defines the threshold function. In the description of this field:

- ullet V  $_{\rm B}$  is the value the event specified by PMEVTYPER<n>\_EL0 would increment the counter by on a processor cycle if the threshold function is disabled.
- TH is the value of PMEVTYPER<n> EL0.TH.

Comparisons treat  $\boldsymbol{V}_{\boldsymbol{B}}$  and TH as unsigned integer values.

TC	Meaning
0b001	Equal to not-equal. The counter increments by 1 on each processor cycle when V <sub>B</sub> is not
	equal to TH and V <sub>B</sub> was equal to
	TH on the previous processor cycle.
0b010	Equal to/from not-equal. The counter increments by 1 on each processor cycle when either:
	$ullet$ $V_{ m B}$ is not equal to TH and
	$\overline{\mathrm{V}_{\mathrm{B}}^{-}}$ was equal to TH on the
	previous processor cycle. • $V_B$ is equal to TH and $V_B$
	was not equal to TH on the previous processor cycle.
0b011	Not-equal to equal. The counter increments by 1 on each processor cycle when $V_{\mbox{\footnotesize B}}$ is equal
	to TH and V <sub>B</sub> was not equal to
	TH on the previous processor cycle.
0b101	Less-than to greater-than-or- equal. The counter increments by 1 on each processor cycle when V <sub>B</sub> is greater than or equal
	to TH and ${ m V}_{ m B}$ was less than TH
	on the previous processor cycle.

- Ob110 Less-than to/from greater-thanor-equal. The counter increments by 1 on each processor cycle when either:
  - V<sub>B</sub> is greater than or equal to TH and V<sub>B</sub> was less than TH on the previous processor cycle.
  - V<sub>B</sub> is less than TH and V<sub>B</sub> was greater than or equal to TH on the previous processor cycle.
- Ob111 Greater-than-or-equal to less-than. The counter increments by 1 on each processor cycle when  $V_B$  is less than TH and  $V_B$  was greater than or equal to TH on the previous processor cycle.

All other values are reserved.

The reset behavior of this field is:

- On a Warm reset:
  - When AArch32 is supported, this field resets to 0.
  - Otherwise, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

Threshold Control.

Defines the threshold function. In the description of this field:

- $V_B$  is the value the event specified by PMEVTYPER<n>\_EL0 would increment the counter by on a processor cycle if the threshold function is disabled.
- TH is the value of PMEVTYPER<n> EL0.TH.

Comparisons treat  $V_{\rm B}$  and TH as unsigned integer values.

#### **TE, bit [60]**

#### When FEAT\_PMUv3\_EDGE is implemented:

Threshold Edge. Enables the edge condition. When PMEVTYPER<n>\_EL0.TE is 1, the event counter increments on cycles when the result of the threshold condition changes. See PMEVTYPER<n> EL0.TC for more information.

TE	Meaning
0b0	Threshold edge condition disabled.
0b1	Threshold edge condition enabled.

The reset behavior of this field is:

- On a Warm reset:
  - When AArch32 is supported, this field resets to 0.
  - Otherwise, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### Bit [59]

Reserved, res0.

#### **SYNC, bit [58]**

#### When FEAT SEBEP is implemented:

Synchronous mode. Controls whether a PMU exception generated by the counter is synchronous or asynchronous.

SYNC	Meaning
0d0	Asynchronous PMU exception is enabled.
0b1	Synchronous PMU exception is enabled.

The reset behavior of this field is:

- On a Warm reset:
  - When AArch32 is supported, this field resets to 0.
  - Otherwise, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### Bits [57:44]

Reserved, res0.

# TH, bits [43:32] When FEAT\_PMUv3\_TH is implemented:

Threshold value. Provides the unsigned value for the threshold function defined by PMEVTYPER<n> EL0.TC.

If PMEVTYPER<n>\_EL0.TC is 0b000 and PMEVTYPER<n>\_EL0.TH is zero, then the threshold function is disabled.

If <u>PMMIR\_EL1</u>.THWIDTH is less than 12, then bits PMEVTYPER<n>\_EL0.TH[11:<u>PMMIR\_EL1</u>.THWIDTH] are res0. This accounts for the behavior when writing a value greater-than-oregual-to 2<sup>(PMMIR\_EL1.THWIDTH)</sup>.

The reset behavior of this field is:

- On a Warm reset:
  - When AArch32 is supported, this field resets to 0.
  - Otherwise, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### P, bit [31]

EL1 filtering. Controls counting events in EL1.

P	Meaning
0b0	This field has no effect on filtering
	of events.
0b1	Events in EL1 are not counted.

If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER<n> EL0.NSK.

If FEAT\_RME is implemented, then counting events in Realm EL1 is further controlled by PMEVTYPER<n>\_EL0.RLK.

If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER<n>\_EL0.M.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### U, bit [30]

EL0 filtering. Controls counting events in EL0.

U	Meaning
0b0	This field has no effect on filtering
	of events.
0b1	Events in EL0 are not counted.

If Secure and Non-secure states are implemented, then counting events in Non-secure EL0 is further controlled by PMEVTYPER<n> EL0.NSU.

If FEAT\_RME is implemented, then counting events in Realm EL0 is further controlled by PMEVTYPER<n> EL0.RLU.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### NSK, bit [29] When EL3 is implemented:

Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER<n>\_EL0.NSK is not equal to PMEVTYPER<n>\_EL0.P, then events in Non-secure EL1 are not counted. Otherwise, PMEVTYPER<n>\_EL0.NSK has no effect on filtering of events in Non-secure EL1.

NSK	Meaning		
0b0 When PMEVTYPER <n>_EL0.</n>			
	== 0, this field has no effect on		
	filtering of events.		
	When PMEVTYPER <n>_EL0.P</n>		
	== 1, events in Non-secure EL1		
	are not counted.		
0b1	When PMEVTYPER <n> EL0.P</n>		
	== 0, events in Non-secure EL1		
	are not counted.		
	When PMEVTYPER <n> EL0.P</n>		
	== 1, this field has no effect on		
	filtering of events.		

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### NSU, bit [28] When EL3 is implemented:

Non-secure EL0 filtering. Controls counting events in Non-secure EL0. If PMEVTYPER<n>\_EL0.NSU is not equal to PMEVTYPER<n>\_EL0.U, then events in Non-secure EL0 are not counted. Otherwise, PMEVTYPER<n>\_EL0.NSU has no effect on filtering of events in Non-secure EL0.

NSU	Meaning		
0b0	0b0 When PMEVTYPER <n>_EL0.U</n>		
	== 0, this field has no effect on		
	filtering of events.		
	When PMEVTYPER <n>_EL0.U</n>		
	== 1, events in Non-secure EL0		
	are not counted.		
0b1	When PMEVTYPER <n> EL0.U</n>		
	== 0, events in Non-secure EL0		
	are not counted.		
	When PMEVTYPER <n>_EL0.U</n>		
	== 1, this field has no effect on		
	filtering of events.		

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### NSH, bit [27] When EL2 is implemented:

EL2 filtering. Controls counting events in EL2.

NSH	Meaning
0b0	Events in EL2 are not counted.

0b1	This field has no effect on filtering
	of events.

If EL3 is implemented and FEAT\_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPER<n>\_EL0.SH.

If FEAT\_RME is implemented, then counting events in Realm EL2 is further controlled by PMEVTYPER<n> EL0.RLH.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### M, bit [26] When EL3 is implemented:

EL3 filtering. Controls counting events in EL3. If PMEVTYPER<n>\_EL0.M is not equal to PMEVTYPER<n>\_EL0.P, then events in EL3 are not counted. Otherwise, PMEVTYPER<n> EL0.M has no effect on filtering of events in EL3.

M	Meaning
0b0	When PMEVTYPER <n>_EL0.P ==</n>
	0, this field has no effect on
	filtering of events.
	When PMEVTYPER $<$ n $> EL0.P ==$
	1, events in EL3 are not counted.
0b1	When PMEVTYPER $<$ n $> EL0.P ==$
	0, events in EL3 are not counted.
	When PMEVTYPER $<$ n $> EL0.P ==$
	1, this field has no effect on
	filtering of events.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### MT, bit [25]

#### When FEAT\_MTPMU is implemented or an IMPLEMENTATION DEFINED multithreaded PMU extension is implemented:

Multithreading.

MT	Meaning
0b0	Count events only on controlling PE.
0b1	Count events from any PE with the same affinity at level 1 and above as this PE.

From Armv8.6, the implementation defined multi-threaded PMU extension is not permitted, meaning if FEAT\_MTPMU is not implemented, this field is res0. See ID AA64DFR0 EL1.MTPMU.

This field is ignored by the PE and treated as zero when FEAT MTPMU is implemented and Disabled.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### SH, bit [24]

#### When EL3 is implemented and FEAT\_SEL2 is implemented:

Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPER<n>\_EL0.SH is equal to PMEVTYPER<n>\_EL0.NSH, then events in Secure EL2 are not counted. Otherwise, PMEVTYPER<n>\_EL0.SH has no effect on filtering of events in Secure EL2.

SH	Mooning
<u>5n</u>	Meaning
0b0	When PMEVTYPER <n>_EL0.NSH</n>
	== 0, events in Secure EL2 are not
	counted.
	When PMEVTYPER <n>_EL0.NSH</n>
	== 1, this field has no effect on
	filtering of events.
0b1	When PMEVTYPER <n> EL0.NSH</n>
	== 0, this field has no effect on
	filtering of events.
	When PMEVTYPER <n>_EL0.NSH</n>
	== 1, events in Secure $\overline{E}L2$ are not
	counted.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

## T, bit [23] When FEAT TME is implemented:

Transactional state filtering bit. Controls counting of Attributable events in Non-transactional state.

T	Meaning
0b0	This bit has no effect on the
	filtering of events.
0b1	Do not count Attributable events in
	Non-transactional state.

For each Unattributable event, it is implementation defined whether the filtering applies.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### **RLK, bit [22]**

#### When FEAT RME is implemented:

Realm EL1 (kernel) filtering bit. Controls counting in Realm EL1.

If the value of this bit is equal to the value of the PMEVTYPER<n> EL0.P bit, events in Realm EL1 are counted.

Otherwise, events in Realm EL1 are not counted.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

## RLU, bit [21] When FEAT RME is implemented:

Realm EL0 (unprivileged) filtering bit. Controls counting in Realm EL0.

If the value of this bit is equal to the value of the PMEVTYPER<n>\_EL0.U bit, events in Realm EL0 are counted.

Otherwise, events in Realm ELO are not counted.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

# RLH, bit [20] When FEAT RME is implemented:

Realm EL2 filtering bit. Controls counting in Realm EL2.

If the value of this bit is not equal to the value of the PMEVTYPER<n> EL0.NSH bit, events in Realm EL2 are counted.

Otherwise, events in Realm EL2 are not counted.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### Bits [19:16]

Reserved, res0.

# evtCount[15:10], bits [15:10] When FEAT PMUv3p1 is implemented:

Extension to evtCount[9:0]. For more information, see evtCount[9:0].

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### evtCount[9:0], bits [9:0]

Event to count.

The event number of the event that is counted by event counter <a href="PMEVCNTR<">PMEVCNTR<</a> <a href="EL0">EL0</a>.

The ranges of event numbers allocated to each type of event are shown in 'Allocation of the PMU event number space'.

If FEAT\_PMUv3p8 is implemented and PMEVTYPER<n>\_EL0.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER<n>\_EL0.evtCount field is the value written to the field.

#### Note

Arm recommends this behavior for all implementations of FEAT PMUv3.

Otherwise, if PMEVTYPER<n>\_EL0.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:

- For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER<n>\_EL0.evtCount field is the value written to the field.
- If FEAT\_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER<n>\_EL0.evtCount field is the value written to the field.

• For other values, it is unpredictable what event, if any, is counted and the value returned by a direct or external read of the PMEVTYPER<n> EL0.evtCount field is unknown.

#### **Note**

unpredictable means the event must not expose privileged information.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

### Accessing PMEVTYPER<n>\_EL0

PMEVTYPER<n>\_EL0 can also be accessed by using <a href="PMXEVTYPER\_EL0">PMXEVTYPER\_EL0</a> with <a href="PMSELR EL0">PMXEVTYPER\_EL0</a> with <a href="PMSELR EL0">PMXEVTYPER\_EL0</a>

If FEAT\_FGT is implemented and <n> is greater than or equal to the number of accessible event counters, then the behavior of permitted reads and writes of PMEVTYPER<n> EL0 is as follows:

- If <n> is an unimplemented event counter, the access is undefined.
- Otherwise, the access is trapped to EL2.

If FEAT\_FGT is not implemented and <n> is greater than or equal to the number of accessible event counters, then reads and writes of <a href="MEVTYPER<n>\_EL0">PMEVTYPER<n>\_EL0</a> are constrained unpredictable, and the following behaviors are permitted:

- Accesses to the register are undefined.
- Accesses to the register behave as RAZ/WI.
- Accesses to the register execute as a NOP.
- Accesses to the register behave as if <n> is an unknown value less-than-or-equal-to the index of the highest accessible event counter.
- If EL2 is implemented and enabled in the current Security state, and <n> is less than the number of implemented event counters, accesses from EL1 or permitted accesses from EL0 are trapped to EL2.

PMEVTYPER<n>\_EL0 reads-as-zero and ignores writes if all of the following are true:

- FEAT PMUv3p9 is implemented.
- PSTATE.EL == EL0.
- PMUSERENR ELO.UEN == 1.
- PMUACR EL1.P<n> == 0.

PMEVTYPER<n>\_EL0 ignores writes if all of the following are true:

• FEAT PMUv3p9 is implemented.

- PSTATE.EL == EL0.
- PMUSERENR ELO. {UEN, ER} == {1,1}.

#### Note

In EL0, an access is permitted if it is enabled by PMUSERENR EL0. {UEN,EN}.

If EL2 is implemented and enabled in the current Security state, in EL1 and EL0, <a href="MDCR\_EL2">MDCR\_EL2</a>. HPMN identifies the number of accessible event counters. Otherwise, the number of accessible event counters is the number of implemented event counters. For more information, see <a href="MDCR\_EL2">MDCR\_EL2</a>. HPMN.

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, PMEVTYPER<m>\_EL0 ; Where m = 0-30

op0	op1	CRn	CRm	op2
0b11	0b011	0b1110	0b11:m[4:3]	m[2:0]

```
integer m = UInt(CRm<1:0>:op2<2:0>);
if m >= NUM PMU COUNTERS then
    if IsFeatureImplemented(FEAT_FGT) then
        UNDEFINED;
    else
ConstrainUnpredictableProcedure(Unpredictable_PMUEVENTCOUNTER);
elsif PSTATE.EL == ELO then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR_ELO.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11'
&& IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3)
| SCR_EL3.FGTEn == '1') &&
HDFGRTR EL2.PMEVTYPERn EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
```

```
elsif EL2Enabled() && m >=
AArch64.GetNumEventCountersAccessible() then
        if !IsFeatureImplemented(FEAT FGT) then
ConstrainUnpredictableProcedure (Unpredictable_PMUEVENTCOUNTER);
        else
            AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = PMEVTYPER ELO[m];
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT FGT) && (!HaveEL(EL3) | |
SCR EL3.FGTEn == '1') && HDFGRTR EL2.PMEVTYPERN EL0
== '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && m >=
AArch64.GetNumEventCountersAccessible() then
        if !IsFeatureImplemented(FEAT FGT) then
ConstrainUnpredictableProcedure(Unpredictable PMUEVENTCOUNTER);
        else
    AArch64.SystemAccessTrap(EL2, 0x18); elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = PMEVTYPER\_EL0[m];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = PMEVTYPER\_EL0[m];
elsif PSTATE.EL == EL3 then
    X[t, 64] = PMEVTYPER\_EL0[m];
```

# MSR PMEVTYPER<m>\_EL0, <Xt>; Where m = 0-30

op0	op1	CRn	CRm	op2
0b11	0b011	0b1110	0b11:m[4:3]	m[2:0]

```
integer m = UInt(CRm<1:0>:op2<2:0>);
if m >= NUM PMU COUNTERS then
    if IsFeatureImplemented(FEAT_FGT) then
        UNDEFINED;
    else
ConstrainUnpredictableProcedure(Unpredictable_PMUEVENTCOUNTER);
elsif PSTATE.EL == ELO then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR ELO.EN == '0' then
        if EL2Enabled() && HCR EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR EL2. <E2H, TGE> != '11'
&& IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3)
| SCR_EL3.FGTEn == '1') &&
HDFGWTR_EL2.PMEVTYPERn_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && m >=
AArch64.GetNumEventCountersAccessible() then
        if !IsFeatureImplemented(FEAT_FGT) then
ConstrainUnpredictableProcedure(Unpredictable_PMUEVENTCOUNTER);
        else
            AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMEVTYPER_ELO[m] = X[t, 64];
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGWTR_EL2.PMEVTYPERn_EL0
== '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
```

```
elsif EL2Enabled() && MDCR EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && m >=
AArch64.GetNumEventCountersAccessible() then
        if !IsFeatureImplemented(FEAT_FGT) then
ConstrainUnpredictableProcedure(Unpredictable_PMUEVENTCOUNTER);
        else
            AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMEVTYPER_ELO[m] = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMEVTYPER ELO[m] = X[t, 64];
elsif PSTATE.EL == EL3 then
    PMEVTYPER_ELO[m] = X[t, 64];
```

AArch32 AArch64 AArch32 AArch64 Index by External Registers Registers Instructions Instructions Encoding Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.