TRCIDRO, ID Register 0

The TRCIDRO characteristics are:

Purpose

Returns the tracing capabilities of the trace unit.

Configuration

External register TRCIDR0 bits [31:0] are architecturally mapped to AArch64 System register TRCIDR0[31:0].

This register is present only when FEAT_ETE is implemented and FEAT_TRC_EXT is implemented. Otherwise, direct accesses to TRCIDR0 are res0.

Attributes

TRCIDR0 is a 32-bit register.

Field descriptions

31	30	29	2827262524	23	22	21201918	17	16	15	14	13	12	11	1
RES0	COMMTRANS	COMMOPT	TSSIZE	TSMARK	ΙΤΕ	RES0	TRCEXDATA	QSI	JPP	QFILT	CON	DTY	MUJ	E٧

Bit [31]

Reserved, res0.

COMMTRANS, bit [30]

Transaction Start element behavior.

COMMTRANS	Meaning
0b0	Transaction Start
	elements are P0
	elements.
0b1	Transaction Start
	elements are not P0
	elements.

COMMOPT, bit [29]

Indicates the contents and encodings of Cycle count packets.

COMMOPT	Meaning
0b0	Commit mode 0.
0b1	Commit mode 1.

The Commit mode defines the contents and encodings of Cycle Count packets, in particular how Commit elements are indicated by these packets. See the descriptions of these packets for more details.

Accessing this field has the following behavior:

- Access is **RAO/WI** if all of the following are true:
 - ∘ TRCIDR0.TRCCCI == 1
 - ∘ UInt(TRCIDR8.MAXSPEC) == 0x0
- When TRCIDRO.TRCCCI == 0, access to this field is **RAZ/WI**.
- Otherwise, access to this field is RO.

TSSIZE, bits [28:24]

Indicates that the trace unit implements Global timestamping and the size of the timestamp value.

TSSIZE	Meaning
0b00000	Global timestamping not
	implemented.
0b01000	Global timestamping
	implemented with a 64-bit
	timestamp value.

All other values are reserved.

This field reads as 0b01000.

TSMARK, bit [23] When FEAT ETEV1p1 is implemented:

Indicates whether Timestamp Marker elements are generated.

TSMARK	Meaning
0b0	Timestamp Marker elements
	are not generated.
0b1	Timestamp Marker elements
	are generated.

Otherwise:

Reserved, res0.

ITE, bit [22]

When FEAT ETEv1p3 is implemented:

Indicates whether Instrumentation Trace is implemented.

ITE	Meaning
0d0	Instrumentation Trace not implemented.
0b1	Instrumentation Trace implemented.

This field has the value 1 if FEAT ITE is implemented.

This field has an implementation defined value.

Access to this field is **RO**.

Otherwise:

Reserved, res0.

Bits [21:18]

Reserved, res0.

TRCEXDATA, bit [17] When TRCIDRO.TRCDATA != 0b00:

Indicates if the trace unit implements tracing of data transfers for exceptions and exception returns. Data tracing is not implemented in ETE and this field is reserved for other trace architectures. Allocated in other trace architectures.

TRCEXDATA	Meaning
0b0	Tracing of data transfers
	for exceptions and
	exception returns not
	implemented.
0b1	Tracing of data transfers
	for exceptions and
	exception returns
	implemented.

Otherwise:

Reserved, res0.

QSUPP, bits [16:15]

Indicates that the trace unit implements Q element support.

QSUPP	Meaning
0b00	Q element support is not
	implemented.
0b01	Q element support is
	implemented, and only
	supports Q elements with
	instruction counts.
0b10	Q element support is
	implemented, and only
	supports Q elements without
	instruction counts.
0b11	Q element support is
	implemented, and supports:
	• O alamanta with
	• Q elements with
	instruction counts.
	 Q elements without instruction counts.
	mstruction counts.

QFILT, bit [14]

Indicates if the trace unit implements Q element filtering.

QFILT	Meaning
0b0	Q element filtering is not
	implemented.
0b1	Q element filtering is
	implemented.

If TRCIDR0.QSUPP == 0b00 then this field is 0.

CONDTYPE, bits [13:12] When TRCIDR0.TRCCOND == 1:

Indicates how conditional instructions are traced. Conditional instruction tracing is not implemented in ETE and this field is reserved for other trace architectures. Allocated in other trace architectures.

CONDTYPE	Meaning
0b00	Conditional instructions
	are traced with an
	indication of whether they
	pass or fail their condition
	code check.

0b01	Conditional instructions
	are traced with an
	indication of the APSR
	condition flags.

All other values are reserved.

Otherwise:

Reserved, res0.

NUMEVENT, bits [11:10] When TRCIDR4.NUMRSPAIR == 0b0000:

Indicates the number of ETEEvents implemented.

NUMEVENT	Meaning
0000	The trace unit supports 0 ETEEvents.

All other values are reserved.

When TRCIDR4.NUMRSPAIR != 0b0000:

Indicates the number of ETEEvents implemented.

NUMEVENT	Meaning
0000	The trace unit supports 1 ETEEvent.
0b01	The trace unit supports 2 ETEEvents.
0b10	The trace unit supports 3 ETEEvents.
0b11	The trace unit supports 4 ETEEvents.

Otherwise:

Reserved, res0.

RETSTACK, bit [9]

Indicates if the trace unit supports the return stack.

RETSTACK	Meaning
0d0	Return stack not implemented.

0b1	Return	stack	imp	lemented.
· · · ·				

Bit [8]

Reserved, res0.

TRCCCI, bit [7]

Indicates if the trace unit implements cycle counting.

TRCCCI	Meaning
0d0	Cycle counting not implemented.
0b1	Cycle counting implemented.

This field reads as 1.

TRCCOND, bit [6]

Indicates if the trace unit implements conditional instruction tracing. Conditional instruction tracing is not implemented in ETE and this field is reserved for other trace architectures.

TRCCOND	Meaning
0b0	Conditional instruction
	tracing not implemented.
0b1	Conditional instruction
	tracing implemented.

This field reads as 0.

TRCBB, bit [5]

Indicates if the trace unit implements branch broadcasting.

TRCBB	Meaning
0b0	Branch broadcasting not
	implemented.
0b1	Branch broadcasting
	implemented.

This field reads as 1.

TRCDATA, bits [4:3]

Indicates if the trace unit implements data tracing. Data tracing is not implemented in ETE and this field is reserved for other trace architectures.

TRCDATA	Meaning	

0b00	Data tracing not implemented.
0b11	Data tracing implemented.

All other values are reserved.

This field reads as 0b00.

INSTP0, bits [2:1]

Indicates if load and store instructions are P0 instructions. Load and store instructions as P0 instructions is not implemented in ETE and this field is reserved for other trace architectures.

INSTP0	Meaning
0b00	Load and store instructions
	are not P0 instructions.
0b11	Load and store instructions
	are P0 instructions.

All other values are reserved.

This field reads as 0b00.

Bit [0]

Reserved, res1.

Accessing TRCIDR0

TRCIDRO can be accessed through the external debug interface:

Component	Offset	Instance
ETE	0x1E0	TRCIDR0

This interface is accessible as follows:

- When OSLockStatus() or !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	External
Registers	Registers	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.