AArch64
Instructions

Index by Encoding External Registers

### HDFGWTR\_EL2, Hypervisor Debug Fine-Grained Write Trap Register

The HDFGWTR EL2 characteristics are:

### **Purpose**

Provides controls for traps of MSR and MCR writes of debug, trace, PMU, and Statistical Profiling System registers.

### **Configuration**

This register is present only when FEAT\_FGT is implemented. Otherwise, direct accesses to HDFGWTR\_EL2 are undefined.

#### **Attributes**

HDFGWTR EL2 is a 64-bit register.

### Field descriptions

63	62	61	60	59	58	57	
RES0	nPMSNEVFR_EL1	nBRBDATA	nBRBCTL	RES	0	PMUSERENR_EI	LO <sub>TF</sub>
PMSIRR_EL:	1 RES0	PMSICR_EL1	.PMSFCR_EL1	PMSEVFR_EL1	PMSCR_EL1	PMBSR_EL1	P۱
31	30	29	28	27	26	25	

#### Bit [63]

Reserved, res0.

#### nPMSNEVFR\_EL1, bit [62] When FEAT\_SPEv1p2 is implemented:

Trap MSR writes of <a href="PMSNEVFR\_EL1">PMSNEVFR\_EL1</a> at EL1 using AArch64 to EL2.

nPMSNEVFR_	EL1	Meaning	

0b0	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of PMSNEVFR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception.
0b1	MSR writes of  PMSNEVFR_EL1  are not trapped by this mechanism.

 $\bullet$  On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

## nBRBDATA, bit [61] When FEAT\_BRBE is implemented:

Trap MSR writes of multiple System registers. Enables a trap on MSR writes at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- BRBINFINJ EL1.
- BRBSRCINJ EL1.
- BRBTGTINJ EL1.
- BRBTS EL1.

nBRBDATA	Meaning	
IIDKDDAIA	ricumny	

nplemented and
the current
tate, and either
implemented or
FGTEn == 1,
rites at EL1
ch64 of any of
n registers listed
trapped to EL2
ed with EC
value 0x18,
write generates
riority
of the System
isted above are
d by this
n.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

## nBRBCTL, bit [60] When FEAT BRBE is implemented:

Trap MSR writes of multiple System registers. Enables a trap on MSR writes at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- BRBCR\_EL1.
- BRBFCR EL1.

0d0	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes at EL1 using
	AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value 0x18,
0b1	unless the write generates a higher priority exception. MSR writes of the System
	registers listed above are not trapped by this mechanism.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

### Bits [59:58]

Reserved, res0.

# PMUSERENR\_ELO, bit [57] When FEAT\_PMUv3 is implemented:

Trap MSR writes of <a href="PMUSERENR\_EL0">PMUSERENR\_EL0</a> at EL1 using AArch64 to EL2.

PMUSERENR_EL0	Meaning
0b0	MSR writes of
	PMUSERENR ELO
	are not trapped by
	this mechanism.

If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of PMUSERENR_EL0 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception.	0b1 If F	I 2 ic
	imp enal curr stat EL3 imp SCF == writ PMI at E AAr trap repo sync 0×1 writ high	blemented and bled in the rent Security te, and either is not blemented or REL3.FGTEN I, then MSR tes of USERENR ELO EL1 using rch64 are oped to EL2 and orted with EC drome value 8, unless the te generates a her priority

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

# TRBTRG\_EL1, bit [56] When FEAT\_TRBE is implemented:

Trap MSR writes of TRBTRG EL1 at EL1 using AArch64 to EL2.

TRBTRG_EL1	Meaning
0b0	MSR writes of
	TRBTRG EL1 are not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="SCR_EL3">SCR_EL3</a> . FGTEn == 1, then MSR writes of <a href="TRBTRG_EL1">TRBTRG_EL1</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

# TRBSR\_EL1, bit [55] When FEAT\_TRBE is implemented:

Trap MSR writes of TRBSR\_EL1 at EL1 using AArch64 to EL2.

TRBSR_EL1	Meaning
0b0	MSR writes of TRBSR_EL1
	are not trapped by this mechanism.
0b1	If EL2 is implemented and enabled in the current
	Security state, and either
	EL3 is not implemented
	or $\underline{SCR\_EL3}$ .FGTEn == 1,
	then MSR writes of
	TRBSR_EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

## TRBPTR\_EL1, bit [54] When FEAT\_TRBE is implemented:

Trap MSR writes of TRBPTR EL1 at EL1 using AArch64 to EL2.

TRBPTR_EL1	Meaning
0b0	MSR writes of
	TRBPTR EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR\_EL3}$ .FGTEn == 1,
	then MSR writes of
	TRBPTR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

# TRBMAR\_EL1, bit [53] When FEAT\_TRBE is implemented:

Trap MSR writes of TRBMAR EL1 at EL1 using AArch64 to EL2.

TRBMAR_EL1	Meaning
0d0	MSR writes of
	TRBMAR_EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR}\underline{EL3}.FGTEn == 1,$
	then MSR writes of
	TRBMAR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0×18,
	unless the write
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

# TRBLIMITR\_EL1, bit [52] When FEAT\_TRBE is implemented:

Trap MSR writes of TRBLIMITR\_EL1 at EL1 using AArch64 to EL2.

TRBLIMITR_EL1	Meaning
0b0	MSR writes of
	TRBLIMITR EL1 are
	not trapped by this
	mechanism.

If EL2 is
implemented and
enabled in the
current Security
state, and either
EL3 is not
implemented or
<u>SCR_EL3</u> .FGTEn ==
1, then MSR writes of
TRBLIMITR EL1 at
EL1 using AArch64
are trapped to EL2
and reported with
EC syndrome value
0x18, unless the
write generates a
higher priority
exception.

0b1

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

### Otherwise:

Reserved, res0.

#### Bit [51]

Reserved, res0.

## TRBBASER\_EL1, bit [50] When FEAT\_TRBE is implemented:

Trap MSR writes of TRBBASER\_EL1 at EL1 using AArch64 to EL2.

TRBBASER_EL1	Meaning
0b0	MSR writes of
	TRBBASER EL1 are
	not trapped by this
	mechanism.

0b1	If EL2 is
	implemented and
	enabled in the
	current Security
	state, and either EL3
	is not implemented
	or <u>SCR_EL3</u> .FGTEn
	== 1, then MSR
	writes of
	TRBBASER EL1 at
	EL1 using AArch64
	are trapped to EL2
	and reported with EC
	syndrome value
	$0 \times 18$ , unless the
	write generates a
	higher priority
	exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

# TRFCR\_EL1, bit [49] When FEAT\_TRF is implemented:

Trap MSR writes of TRFCR\_EL1 at EL1 using AArch64 to EL2.

TRFCR_EL1	Meaning
0b0	MSR writes of TRFCR_EL1
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented
	or $\underline{SCR\_EL3}$ .FGTEn == 1,
	then MSR writes of
	TRFCR_EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

#### TRCVICTLR, bit [48]

When FEAT\_ETE is implemented or (FEAT\_ETMv4 is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap  ${\tt MSR}$  writes of  ${\tt TRCVICTLR}$  at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap  ${\tt MSR}$  writes of ETM TRCVICTLR at EL1 using AArch64 to EL2.

TRCVICTLR	Meaning
0b0	MSR writes of TRCVICTLR
	are not trapped by this
	mechanism.

0 l <sub>2</sub> 1	If EI 2 is implemented
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR}$ EL3.FGTEn == 1,
	then MSR writes of
	TRCVICTLR at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

#### Bit [47]

Reserved, res0.

#### TRCSSCSRn, bit [46]

When FEAT\_ETE is implemented or (FEAT\_ETMv4 is implemented, TRCSSCSR<n> are implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MSR writes of <u>TRCSSCSR<n></u> at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap MSR writes of ETM TRCSSCSR<n> at EL1 using AArch64 to EL2.

TRCSSCSRn	Meaning
0b0	MSR writes of
	TRCSSCSR <n> are not</n>
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="SCR_EL3">SCR_EL3</a> . FGTEn == 1, then MSR writes of <a href="TRCSSCSR&lt;">TRCSSCSR&lt;"&gt;TRCSSCSR&lt;"&gt;at EL1</a> using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher
	priority exception.

If Single-shot Comparator n is not implementented, a write of TRCSSCSR<n> is undefined.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

#### TRCSEQSTR, bit [45]

When FEAT\_ETE is implemented or (FEAT\_ETMv4 is implemented, TRCSEQSTR is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap  ${\tt MSR}$  writes of  ${\tt TRCSEQSTR}$  at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap MSR writes of ETM TRCSEQSTR at EL1 using AArch64 to EL2.

TRCSEQSTR	Meaning
0b0	MSR writes of
	TRCSEQSTR are not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="SCR_EL3">SCR_EL3</a> . FGTEn == 1, then MSR writes of <a href="TRCSEQSTR">TRCSEQSTR</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

### TRCPRGCTLR, bit [44]

When FEAT\_ETE is implemented or (FEAT\_ETMv4 is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MSR writes of <u>TRCPRGCTLR</u> at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap  ${\tt MSR}$  writes of ETM TRCPRGCTLR at EL1 using AArch64 to EL2.

TRCPRGCTLR	Meaning
0b0	MSR writes of
	TRCPRGCTLR are not
	trapped by this
	mechanism.

0b.1	If EL2 is implemented
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR}$ EL3.FGTEn == 1,
	then MSR writes of
	TRCPRGCTLR at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

#### Bit [43]

Reserved, res0.

#### TRCOSLAR, bit [42]

When System register access to the trace unit registers is implemented and FEAT\_ETMv4 is implemented:

In an Armv8 implementation, trap  ${\tt MSR}$  writes of ETM TRCOSLAR at EL1 using AArch64 to EL2.

TRCOSLAR	Meaning
0b0	MSR writes of TRCOSLAR
	are not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of TRCOSLAR at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception.
-----	---

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

#### TRCIMSPECn, bit [41]

When FEAT\_ETE is implemented or (FEAT\_ETMv4 is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MSR writes of <u>TRCIMSPEC<n></u> at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap MSR writes of ETM TRCIMSPEC<n> at EL1 using AArch64 to EL2.

TRCIMSPECn	Meaning
0b0	MSR writes of
	TRCIMSPEC <n> are</n>
	not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="SCR_EL3">SCR_EL3</a> . FGTEn == 1, then MSR writes of <a href="TRCIMSPEC&lt;">TRCIMSPEC&lt;"&gt;TRCIMSPEC&lt;"&gt;TRCIMSPEC&lt;&lt;"&gt;TRCIMSPEC&lt;&lt;"&gt;TROUGH APPLY AND TO THE TO</a>
	generates a higher priority exception.

TRCIMSPEC<1-7> are optional. If <u>TRCIMSPEC<n></u> is not implemented, a write of <u>TRCIMSPEC<n></u> is undefined.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

#### Bits [40:38]

Reserved, res0.

#### TRCCNTVRn, bit [37]

When FEAT\_ETE is implemented or (FEAT\_ETMv4 is implemented, TRCCNTVR<n> are implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MSR writes of TRCCNTVR<n> at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap MSR writes of ETM TRCCNTVR<n> at EL1 using AArch64 to EL2.

TRCCNTVRn	Meaning
0b0	MSR writes of
	TRCCNTVR <n> are not</n>
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="SCR_EL3">SCR_EL3</a> .FGTEn == 1, then MSR writes of
	TRCCNTVR <n> at EL1 using AArch64 are trapped to EL2 and reported with EC</n>
	syndrome value 0x18, unless the write generates a higher priority exception.

If Counter n is not implemented, a write of  $\underline{TRCCNTVR < n >}$  is undefined.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

#### TRCCLAIM, bit [36]

When FEAT\_ETE is implemented or (FEAT\_ETMv4 is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MSR writes of <u>TRCCLAIMCLR</u> and <u>TRCCLAIMSET</u> at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap MSR writes of ETM TRCCLAIMCLR and ETM TRCCLAIMSET at EL1 using AArch64 to EL2.

TRCCLAIM	Meaning
0b0	MSR writes of the System
	registers listed above are
	not trapped by this
	mechanism.

t t u t a a s	f EL2 is implemented and chabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, hen MSR writes at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception.
---------------------------------	---

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

#### TRCAUXCTLR, bit [35]

When FEAT\_ETE is implemented or (FEAT\_ETMv4 is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap  ${\tt MSR}$  writes of  ${\tt TRCAUXCTLR}$  at EL1 using AArch64 to EL2.

In an Armv8 implemenation, trap  ${\tt MSR}$  writes of ETM TRCAUXCTLR at EL1 using AArch64 to EL2.

TRCAUXCTLR	Meaning
0b0	MSR writes of
	TRCAUXCTLR are not
	trapped by this
	mechanism.

If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="SCR\_EL3">SCR\_EL3</a>. FGTEn == 1, then MSR writes of <a href="TRCAUXCTLR">TRCAUXCTLR</a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

0b1

#### Bit [34]

Reserved, res0.

#### TRC, bit [33]

When FEAT\_ETE is implemented or (FEAT\_ETMv4 is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MSR writes of the following registers at EL1 using AArch64 to EL2:

- TRCACATR<n>.
- TRCACVR<n>.
- TRCBBCTLR.
- TRCCCCTLR.
- TRCCIDCCTLR0.
- TRCCIDCCTLR1.
- TRCCIDCVR<n>.
- TRCCNTCTLR<n>.
- TRCCNTRLDVR<n>.
- TRCCONFIGR.
- TRCEVENTCTLOR.
- TRCEVENTCTL1R.
- TRCEXTINSELR<n>.
- TRCQCTLR.

- TRCRSCTLR<n>.
- TRCRSR.
- TRCSEQEVR<n>.
- TRCSEQRSTEVR.
- TRCSSCCR<n>.
- TRCSSPCICR<n>.
- TRCSTALLCTLR.
- TRCSYNCPR.
- TRCTRACEIDR.
- TRCTSCTLR.
- TRCVIIECTLR.
- TRCVIPCSSCTLR.
- TRCVISSCTLR.
- TRCVMIDCCTLR0.
- TRCVMIDCCTLR1.
- TRCVMIDCVR<n>.

In an Armv8 implementation, trap MSR writes of the following registers at EL1 using AArch64 to EL2:

- ETM TRCACATR<n>.
- ETM TRCACVR<n>.
- ETM TRCBBCTLR.
- ETM TRCCCCTLR.
- ETM TRCCIDCCTLR0.
- ETM TRCCIDCCTLR1.
- ETM TRCCIDCVR<n>.
- ETM TRCCNTCTLR<n>.
- ETM TRCCNTRLDVR<n>.
- ETM TRCCONFIGR.
- ETM TRCEVENTCTLOR.
- ETM TRCEVENTCTL1R.
- ETM TRCEXTINSELR.
- ETM TRCQCTLR.
- ETM TRCRSCTLR<n>.
- ETM TRCSEQEVR<n>.
- ETM TRCSEQRSTEVR.
- ETM TRCSSCCR<n>.
- ETM TRCSSPCICR<n>.
- ETM TRCSTALLCTLR.
- ETM TRCSYNCPR.
- ETM TRCTRACEIDR.
- ETM TRCTSCTLR.
- ETM TRCVIIECTLR.
- ETM TRCVIPCSSCTLR.
- ETM TRCVISSCTLR.
- ETM TRCVMIDCCTLR0.
- ETM TRCVMIDCCTLR1.
- ETM TRCVMIDCVR<n>.

#### TRC Meaning

0b0	MSR writes of the System registers
	listed above are not trapped by
	this mechanism.
0b1	If EL2 is implemented and
	enabled in the current Security
	state, and either EL3 is not
	implemented or <u>SCR_EL3</u> .FGTEn
	== 1, then MSR writes at EL1
	using AArch64 of any of the
	System registers listed above are
	trapped to EL2 and reported with
	EC syndrome value 0x18, unless
	the write generates a higher
	priority exception.

A write of an unimplemented register is undefined.

TRCEXTINSELR<n> and TRCRSR are only implemented if FEAT ETE is implemented.

TRCEXTINSELR is only implemented if FEAT\_ETE is not implemented and FEAT\_ETMv4 is implemented.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

## PMSLATFR\_EL1, bit [32] When FEAT\_SPE is implemented:

Trap MSR writes of **PMSLATFR EL1** at EL1 using AArch64 to EL2.

PMSLATFR_EL1	Meaning
0b0	MSR writes of
	PMSLATFR EL1 are
	not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of PMSLATFR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18,
	unless the write generates a higher priority exception.

 $\bullet$  On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

### PMSIRR\_EL1, bit [31] When FEAT\_SPE is implemented:

Trap MSR writes of PMSIRR EL1 at EL1 using AArch64 to EL2.

PMSIRR_EL1	Meaning
0b0	MSR writes of
	PMSIRR_EL1 are not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of PMSIRR_EL1 at EL1 using AArch64 are trapped to EL2 and
	<b>-</b>
	<del></del>
	<u> </u>
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

### Bit [30]

Reserved, res0.

# PMSICR\_EL1, bit [29] When FEAT\_SPE is implemented:

Trap MSR writes of PMSICR\_EL1 at EL1 using AArch64 to EL2.

PMSICR_EL1	Meaning
0d0	MSR writes of
	PMSICR EL1 are not
	trapped by this
	mechanism.

If EL2	is implemented
and en	abled in the
curren	it Security state,
and ei	ther EL3 is not
impler	nented or
SCR E	L3.FGTEn == 1,
then M	SR <b>writes of</b>
PMSIC	CR EL1 at EL1
using A	AArch64 are
trappe	ed to EL2 and
	ed with EC
syndro	ome value 0x18,
unless	the write
genera	ates a higher
	y exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

0b1

# PMSFCR\_EL1, bit [28] When FEAT\_SPE is implemented:

Trap MSR writes of PMSFCR\_EL1 at EL1 using AArch64 to EL2.

PMSFCR_EL1	Meaning
0b0	MSR writes of
	PMSFCR_EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR}$ _EL3.FGTEn == 1,
	then MSR writes of
	PMSFCR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

### PMSEVFR\_EL1, bit [27] When FEAT\_SPE is implemented:

Trap MSR writes of <a href="PMSEVFR\_EL1">PMSEVFR\_EL1</a> at EL1 using AArch64 to EL2.

PMSEVFR_EL1	Meaning
0b0	MSR writes of
	PMSEVFR EL1 are
	not trapped by this
	mechanism.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

# PMSCR\_EL1, bit [26] When FEAT\_SPE is implemented:

Trap MSR writes of PMSCR\_EL1 at EL1 using AArch64 to EL2.

PMSCR_EL1	Meaning
0d0	MSR writes of
	PMSCR_EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR\_EL3}$ .FGTEn == 1,
	then MSR writes of
	PMSCR_EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with
	EC syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

## PMBSR\_EL1, bit [25] When FEAT SPE is implemented:

Trap MSR writes of PMBSR EL1 at EL1 using AArch64 to EL2.

_PMBSR_EL1	Meaning
0b0	MSR writes of
	PMBSR EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$SCR_{EL3}$ .FGTEn == 1,
	then MSR writes of
	PMBSR EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with
	EC syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

### PMBPTR\_EL1, bit [24] When FEAT SPE is implemented:

Trap MSR writes of <a href="PMBPTR\_EL1">PMBPTR\_EL1</a> at EL1 using AArch64 to EL2.

PMBPTR_EL1	Meaning
------------	---------

0d0	MSR writes of
	PMBPTR EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR}\underline{EL3}$ .FGTEn == 1,
	then MSR writes of
	PMBPTR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

 $\bullet$  On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

# PMBLIMITR\_EL1, bit [23] When FEAT\_SPE is implemented:

Trap MSR writes of **PMBLIMITR EL1** at EL1 using AArch64 to EL2.

PMBLIMITR_EL1	Meaning
0b0	MSR writes of
	PMBLIMITR EL1
	are not trapped by
	this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of PMBLIMITR_EL1 at EL1 using AArch64
	EL1 using AArch64 are trapped to EL2
	and reported with
	EC syndrome value
	0x18, unless the
	write generates a
	higher priority
	exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

#### Bit [22]

Reserved, res0.

# PMCR\_ELO, bit [21] When FEAT\_PMUv3 is implemented:

Trap MSR writes of <u>PMCR\_EL0</u> at EL1 and EL0 using AArch64 and MCR writes of <u>PMCR</u> at EL0 using AArch32 when EL1 is using AArch64 to EL2.

PMCR_EL0	Meaning
0b0	MSR writes of <a href="mailto:PMCR_EL0">PMCR_EL0</a>
	at EL1 and EL0 using
	AArch64 and MCR writes of
	PMCR at EL0 using
	AArch32 are not trapped
	by this mechanism.

0b1

If EL2 is implemented and enabled in the current Security state, HCR\_EL2. {E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or SCR\_EL3.FGTEn == 1, then, unless the write generates a higher priority exception:

- MSR writes of PMCR\_ELO at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18.
- MCR writes of <u>PMCR</u>
   at EL0 using AArch32
   are trapped to EL2
   and reported with EC
   syndrome value 0x03.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

## PMSWINC\_ELO, bit [20] When FEAT\_PMUv3 is implemented:

Trap MSR writes of <u>PMSWINC\_EL0</u> at EL1 and EL0 using AArch64 and MCR writes of <u>PMSWINC</u> at EL0 using AArch32 when EL1 is using AArch64 to EL2.

PMSWINC_EL0	Meaning

MSR writes of 0b0 PMSWINC EL0 at EL1 and EL0 using AArch64 and MCR writes of **PMSWINC** at EL0 using AArch32 are not trapped by this mechanism. If EL2 is implemented 0b1 and enabled in the current Security state, HCR EL2. {E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or SCR EL3.FGTEn == 1, then, unless the write generates a higher priority exception:

- MSR writes of PMSWINC\_ELO at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18.
- MCR writes of <u>PMSWINC</u> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value 0x03.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

## PMSELR\_ELO, bit [19] When FEAT\_PMUv3 is implemented:

Trap MSR writes of <u>PMSELR\_EL0</u> at EL1 and EL0 using AArch64 and MCR writes of <u>PMSELR</u> at EL0 using AArch32 when EL1 is using AArch64 to EL2.

PMSELR ELO	Meaning
0b0	MSR writes of
	PMSELR EL0 at EL1
	and EL0 using AArch64
	and MCR writes of
	PMSELR at EL0 using
	AArch32 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,

The reset behavior of this field is:

 $\bullet$  On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

## PMOVS, bit [18] When FEAT PMUv3 is implemented:

Trap MSR writes and MCR writes of multiple System registers.

Enables a trap to EL2 the following operations:

- At EL1 and EL0 using AArch64: MSR writes of <u>PMOVSCLR\_EL0</u> and <u>PMOVSSET EL0</u>.
- At EL0 using AArch32 when EL1 is using AArch64: MCR writes of PMOVSR and PMOVSSET.

<b>PMOVS</b>	Meaning
0b0	The operations listed above
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, <u>HCR_EL2</u> .
	$\{E2H, TGE\} != \{1, 1\}, EL1 is$
	using AArch64, and either EL3
	is not implemented or
	$\underline{SCR\_EL3}$ .FGTEn == 1, then,
	unless the write generates a
	higher priority exception:
	• MSR writes at EL1 and
	EL0 using AArch64 of PMOVSCLR EL0 and
	PMOVSCER_ELO and PMOVSSET ELO are
	trapped to EL2 and
	reported with EC
	syndrome value 0×18.
	• MCR writes at ELO using
	5
	AArch32 of <u>PMOVSR</u> and <u>PMOVSSET</u> are trapped
	to EL2 and reported with
	EC syndrome value 0x03.
	LC Syndrome value 0x03.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

## PMINTEN, bit [17] When FEAT PMUv3 is implemented:

Trap MSR writes of multiple System registers. Enables a trap on MSR writes at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- <u>PMINTENCLR EL1</u>.
- PMINTENSET EL1.

PMINTEN	Meaning
0d0	MSR writes of the System
	registers listed above are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$SCR_EL3$ .FGTEn == 1,
	then MSR writes at EL1
	using AArch64 of any of the
	System registers listed
	above are trapped to EL2
	and reported with EC
	syndrome value 0x18,
	unless the write generates
	a higher priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

## PMCNTEN, bit [16] When FEAT\_PMUv3 is implemented:

Trap MSR writes and MCR writes of multiple System registers.

Enables a trap to EL2 the following operations:

- At EL1 and EL0 using AArch64: MSR writes of PMCNTENCLR EL0 and PMCNTENSET EL0.
- At EL0 using AArch32 when EL1 is using AArch64: MCR writes of PMCNTENCLR and PMCNTENSET.

<b>PMCNTEN</b>	Meaning
0d0	The operations listed above
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, <u>HCR_EL2</u> .
	$\{E2H, TGE\} != \{1, 1\}, EL1$
	is using AArch64, and either
	EL3 is not implemented or
	$\underline{SCR}\underline{EL3}$ .FGTEn == 1, then,
	unless the write generates a
	higher priority exception:
	• MSR writes at EL1 and
	EL0 using AArch64 of
	PMCNTENCLR EL0
	and
	PMCNTENSET EL0
	are trapped to EL2 and
	reported with EC
	syndrome value 0×18.
	• MCR writes at ELO using
	AArch32 of
	PMCNTENCLR and
	PMCNTENSET are
	trapped to EL2 and
	reported with EC
	syndrome value 0x03.
	J

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

# PMCCNTR\_ELO, bit [15] When FEAT\_PMUv3 is implemented:

Trap MSR writes of <u>PMCCNTR\_EL0</u> at EL1 and EL0 using AArch64 and MCR and MCRR writes of <u>PMCCNTR</u> at EL0 using AArch32 when EL1 is using AArch64 to EL2.

PMCCNTR_EL0	Meaning
0b0	MSR writes of
	PMCCNTR ELO at
	EL1 and EL0 using
	AArch64 and MCR and
	MCRR writes of
	PMCCNTR at EL0
	using AArch32 are not
	trapped by this
	mechanism.

0b1

If EL2 is implemented and enabled in the current Security state, HCR\_EL2.{E2H, TGE}!= {1, 1}, EL1 is using AArch64 and either EL3 is not implemented or SCR\_EL3.FGTEn == 1, then, unless the write generates a higher priority exception:

- MSR writes of PMCCNTR\_ELO at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18.
- MCR and MCRR writes of PMCCNTR at ELO using AArch32 are trapped to EL2 and reported with EC syndrome value 0x03 (for MCR) or 0x04 (for MCRR).

<u>PMCCNTR\_EL0</u> can also be indirectly set to zero by a write of 1 to <u>PMCR\_EL0</u>.C or <u>PMZR\_EL0</u>.C in AArch64 state, or a write of 1 to <u>PMCR</u>.C in AArch32 state. Setting this field to 1 has no effect on indirect writes to <u>PMCCNTR\_EL0</u> using <u>PMCR\_EL0</u>, <u>PMZR\_EL0</u>, or <u>PMCR</u>.

The reset behavior of this field is:

- On a Warm reset:
  - When EL3 is not implemented, this field resets to 0.
  - Otherwise, this field resets to an architecturally unknown value.

\_\_\_

### Otherwise:

Reserved, res0.

# PMCCFILTR\_EL0, bit [14] When FEAT\_PMUv3 is implemented:

Trap MSR writes of <u>PMCCFILTR\_EL0</u> at EL1 and EL0 using AArch64 and MCR writes of <u>PMCCFILTR</u> at EL0 using AArch32 when EL1 is using AArch64 to EL2.

PMCCFILTR_EL0	Meaning
0b0	MSR writes of
	PMCCFILTR_EL0 at
	EL1 and EL0 using
	AArch64 and MCR writes
	of <u>PMCCFILTR</u> at EL0
	using AArch32 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state, <u>HCR_EL2</u> .{E2H, TGE}!
	$= \{1, 1\}, EL1 \text{ is using}$
	AArch64, and either
	EL3 is not implemented
	or <u>SCR_EL3</u> .FGTEn ==
	1, then, unless the write
	generates a higher
	priority exception:
	• MSR writes of
	PMCCFILTR EL0
	at EL1 and EL0
	using AArch64 are
	trapped to EL2
	and reported with
	EC syndrome
	value 0×18.
	• MCR writes of
	PMCCFILTR at
	EL0 using AArch32 are
	trapped to EL2
	and reported with
	EC syndrome
	value 0×03.

PMCCFILTR\_EL0 can also be accessed in AArch64 state using PMXEVTYPER\_EL0 when PMSELR\_EL0.SEL == 31, and PMCCFILTR can also be accessed in AArch32 state using PMXEVTYPER when PMSELR.SEL == 31.

Setting this field to 1 has no effect on accesses to <a href="PMXEVTYPER\_EL0">PMXEVTYPER\_EL0</a> and <a href="PMXEVTYPER">PMXEVTYPER</a>, regardless of the value of <a href="PMSELR">PMSELR</a> EL0.SEL or <a href="PMSELR">PMSELR</a>.SEL.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

## PMEVTYPERn\_EL0, bit [13] When FEAT\_PMUv3 is implemented:

Trap MSR writes and MCR writes of multiple System registers.

Enables a trap to EL2 the following operations:

- At EL1 and EL0 using AArch64: MSR writes of PMEVTYPER<n> EL0 and PMXEVTYPER EL0.
- At EL0 using AArch32 when EL1 is using AArch64: MCR writes of PMEVTYPER<n> and PMXEVTYPER.

PMEVTYPERn_EL0	Meaning
0b0	The operations listed above
	are not trapped by this
	mechanism.

If EL2 is implemented and enabled in the current Security state, <a href="HCR\_EL2">HCR\_EL2</a>. {E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or <a href="SCR\_EL3">SCR\_EL3</a>. FGTEn == 1, then, unless the write generates a higher priority exception:

- MSR writes at EL1 and EL0 using AArch64 of PMEVTYPER<n>EL0 and PMXEVTYPER\_EL0 are trapped to EL2 and reported with EC syndrome value 0x18.
- MCR writes at EL0 using AArch32 of <u>PMEVTYPER<n></u> and <u>PMXEVTYPER</u> are trapped to EL2 and reported with EC syndrome value 0x03.

Regardless of the value of this field, for each value n:

- If event counter n is not implemented, the following accesses are undefined:
  - In AArch64 state, a write of <u>PMEVTYPER<n>\_EL0</u>, or, if n is not 31, a write of <u>PMXEVTYPER\_EL0</u> when <u>PMSELR\_EL0</u>.SEL == n.
  - In AArch32 state, a write of <u>PMEVTYPER<n></u>, or, if n is not 31, a write of <u>PMXEVTYPER</u> when <u>PMSELR</u>.SEL == n.
- If event counter n is implemented, n is greater-than-or-equal-to <a href="MDCR\_EL2">MDCR\_EL2</a>. HPMN, and EL2 is implemented and enabled in the current Security state, the following generate a Trap exception to EL2 from EL0 or EL1:
  - In AArch64 state, a write of <u>PMEVTYPER<n>EL0</u>, or a write of <u>PMXEVTYPER\_EL0</u> when <u>PMSELR\_EL0</u>.SEL == n, reported with EC syndrome value 0x18.
  - In AArch32 state, a write of <u>PMEVTYPER<n></u>, or a write of <u>PMXEVTYPER</u> when <u>PMSELR</u>.SEL == n, reported with EC syndrome value 0x03.

See also HDFGWTR EL2.PMCCFILTR EL0.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

# PMEVCNTRn\_ELO, bit [12] When FEAT\_PMUv3 is implemented:

Trap MSR writes and MCR writes of multiple System registers.

Enables a trap to EL2 the following operations:

- At EL1 and EL0 using AArch64: MSR writes of PMEVCNTR<n> EL0 and PMXEVCNTR EL0.
- At EL0 using AArch32 when EL1 is using AArch64: MCR writes of PMEVCNTR<n> and PMXEVCNTR.

PMEVCNTRn_EL0	Meaning
0b0	The specified
	operations are not
	trapped by this
	mechanism.

0b1

If EL2 is implemented and enabled in the current Security state, HCR\_EL2. {E2H, TGE} != {1, 1}, EL1 is using AArch64 and either EL3 is not implemented or SCR\_EL3.FGTEn == 1, then, unless the write generates a higher priority exception:

- MSR writes at EL1 and EL0 using AArch64 of the specified operations are trapped to EL2 and reported with EC syndrome value 0x18.
- MCR writes at EL0 using AArch32 of the specified operations are trapped to EL2 and reported with EC syndrome value 0x03.

Regardless of the value of this field, for each value n:

- If event counter n is not implemented, the following accesses are undefined:
  - In AArch64 state, a write of <a href="mailto:PMEVCNTR<n>\_EL0">PMEVCNTR<n>\_EL0</a>, or a write of <a href="mailto:PMXEVCNTREL0">PMXEVCNTREL0</a> when <a href="mailto:PMSELREL0">PMSELREL0</a>.SEL is n.
  - In AArch32 state, a write of <a href="MEVCNTR<n">PMEVCNTR<n</a>, or a write of <a href="PMXEVCNTR">PMXEVCNTR</a> when <a href="PMSELR.SEL">PMSELR.SEL</a> is n.
- If event counter n is implemented, n is greater than or equal to MDCR EL2.HPMN, and EL2 is implemented and enabled in the

current Security state, the following generate a Trap exception to EL2 from EL0 or EL1:

- In AArch64 state, a write of <u>PMEVCNTR<n>\_EL0</u>, or a write of <u>PMXEVCNTR\_EL0</u> when <u>PMSELR\_EL0</u>.SEL is n, reported with EC syndrome value 0x18.
- ∘ In AArch32 state, a write of <u>PMEVCNTR</u><n>, or a write of <u>PMXEVCNTR</u> when <u>PMSELR</u>.SEL is n, reported with EC syndrome value 0x03.

For values of n less than MDCR\_EL2.HPMN, PMEVCNTR<n>\_EL0 can also be indirectly set to zero by a write of 1 to PMCR\_EL0.P or PMZR\_EL0.P<n> in AArch64 state, or a write of 1 to PMCR.P in AArch32 state. Setting this field to 1 has no effect on indirect writes to PMEVCNTR<n> EL0 using PMCR\_EL0, PMZR\_EL0, or PMCR.

The reset behavior of this field is:

- On a Warm reset:
  - When EL3 is not implemented, this field resets to 0.
  - Otherwise, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

## OSDLR\_EL1, bit [11] When FEAT DoubleLock is implemented:

Trap MSR writes of OSDLR EL1 at EL1 using AArch64 to EL2.

OSDLR_EL1	Meaning
0b0	MSR writes of OSDLR_EL1
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR}\underline{EL3}.FGTEn == 1,$
	then MSR writes of
	OSDLR_EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

#### Otherwise:

Reserved, res0.

### OSECCR\_EL1, bit [10]

Trap MSR writes of OSECCR EL1 at EL1 using AArch64 to EL2.

OSECCR_EL1	Meaning
0b0	MSR writes of
	OSECCR EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR\_EL3}$ .FGTEn == 1,
	then MSR writes of
	OSECCR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0×18,
	unless the write
	generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

### Bit [9]

Reserved, res0.

### OSLAR\_EL1, bit [8]

Trap MSR writes of OSLAR EL1 at EL1 using AArch64 to EL2.

OSLAR EL1	Meaning	

0b0	MSR writes of OSLAR_EL1 are not trapped by this
0b1	mechanism. If EL2 is implemented and
100	enabled in the current
	Security state, and either
	EL3 is not implemented
	or $\underline{SCR}$ $\underline{EL3}$ . $FGTEn == 1$ ,
	then MSR writes of
	OSLAR_EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

 $\bullet$  On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

## DBGPRCR\_EL1, bit [7]

Trap MSR writes of <a href="mailto:DBGPRCR\_EL1">DBGPRCR\_EL1</a> at EL1 using AArch64 to EL2.

DBGPRCR_EL1	Meaning
0b0	MSR writes of
	DBGPRCR_EL1 are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	SCR_EL3.FGTEn ==
	1, then MSR writes of
	<u>DBGPRCR_EL1</u> at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0×18,
	unless the write
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

### Bit [6]

Reserved, res0.

### **DBGCLAIM**, bit [5]

Trap MSR writes of multiple System registers. Enables a trap on MSR writes at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- DBGCLAIMCLR EL1.
- DBGCLAIMSET EL1.

Meaning
MSR writes of the System
registers listed above are not trapped by this mechanism.
If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

### MDSCR EL1, bit [4]

Trap MSR writes of MDSCR EL1 at EL1 using AArch64 to EL2.

MDSCR EL1	Meaning	
_	9	

MSR writes of  MDSCR_EL1 are not trapped by this mechanism.  0b1 If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of MDSCR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception.		
trapped by this mechanism.  If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of MDSCR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher	0b0	MSR writes of
mechanism.  If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of MDSCR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher		MDSCR_EL1 are not
If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of MDSCR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher		trapped by this
and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of MDSCR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher		mechanism.
current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of MDSCR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher	0b1	If EL2 is implemented
and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of MDSCR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher		and enabled in the
implemented or  SCR_EL3.FGTEn == 1, then MSR writes of  MDSCR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher		current Security state,
SCR_EL3.FGTEn == 1, then MSR writes of MDSCR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher		and either EL3 is not
then MSR writes of  MDSCR_EL1 at EL1  using AArch64 are  trapped to EL2 and  reported with EC  syndrome value 0x18,  unless the write  generates a higher		<b>-</b>
MDSCR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher		
using AArch64 are trapped to EL2 and reported with EC syndrome value 0×18, unless the write generates a higher		then MSR writes of
trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher		MDSCR_EL1 at EL1
reported with EC syndrome value 0x18, unless the write generates a higher		using AArch64 are
syndrome value 0x18, unless the write generates a higher		trapped to EL2 and
unless the write generates a higher		reported with EC
generates a higher		syndrome value 0×18,
5		unless the write
priority exception.		generates a higher
		priority exception.

 $\bullet$  On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

### DBGWVRn\_EL1, bit [3]

Trap MSR writes of <a href="mailto:DBGWVR<n>\_EL1">EL1</a> at EL1 using AArch64 to EL2.

DBGWVRn_EL1	Meaning
0b0	MSR writes of
	DBGWVR <n>_EL1</n>
	are not trapped by
	this mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security
	state, and either EL3
	is not implemented or
	SCR_EL3.FGTEn ==
	1, then MSR writes of
	$\underline{DBGWVR} < n > \underline{EL1}$ at
	EL1 using AArch64
	are trapped to EL2
	and reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

If watchpoint n is not implemented, a write of <a href="mailto:DBGWVR<n>\_EL1">\_EL1</a> is undefined.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

### DBGWCRn EL1, bit [2]

Trap MSR writes of <a href="mailto:DBGWCR<n>\_EL1">EL1</a> at EL1 using AArch64 to EL2.

DBGWCRn_EL1	Meaning
0b0	MSR writes of
	DBGWCR <n> EL1</n>
	are not trapped by
	this mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security
	state, and either EL3
	is not implemented or
	$\underline{SCR}_{EL3}$ .FGTEn ==
	1, then MSR writes of
	<pre>DBGWCR<n>_EL1 at</n></pre>
	EL1 using AArch64
	are trapped to EL2
	and reported with EC
	syndrome value 0×18,
	unless the write
	generates a higher
	priority exception.

If watchpoint n is not implemented, a write of <a href="DBGWCR<n>\_EL1">DBGWCR<n>\_EL1</a> is undefined.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

## DBGBVRn\_EL1, bit [1]

Trap MSR writes of <a href="DBGBVR<n>\_EL1">DBGBVR<n>\_EL1</a> at EL1 using AArch64 to EL2.

DBGBVRn_EL1	Meaning
0b0	MSR writes of
	<pre>DBGBVR<n>_EL1 are not trapped by this mechanism.</n></pre>

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or <a href="SCR_EL3">SCR_EL3</a> . FGTEn == 1, then MSR writes of <a href="DBGBVR&lt;n&gt;_EL1">DBGBVR<n>_EL1</n></a> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write
	generates a higher
	priority exception.

If breakpoint n is not implemented, a write of  $\underline{DBGBVR < n > \underline{EL1}}$  is undefined.

The reset behavior of this field is:

 $\bullet$  On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

## DBGBCRn\_EL1, bit [0]

Trap MSR writes of <a href="mailto:DBGBCR<n>\_EL1">EL1</a> at EL1 using AArch64 to EL2.

DBGBCRn_EL1	Meaning		
0b0	MSR writes of		
	<pre>DBGBCR<n>_EL1 are</n></pre>		
	not trapped by this		
	mechanism.		
0b1	If EL2 is implemented		
	and enabled in the		
	current Security state,		
	and either EL3 is not		
	implemented or		
	SCR_EL3.FGTEn ==		
	1, then MSR writes of		
	$\underline{DBGBCR} < n > \underline{EL1}$ at		
	EL1 using AArch64		
	are trapped to EL2		
	and reported with EC		
	syndrome value 0×18,		
	unless the write		
	generates a higher		
	priority exception.		

If breakpoint n is not implemented, a write of  $\underline{DBGBCR < n > \underline{EL1}}$  is undefined.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

### Accessing HDFGWTR\_EL2

Accesses to this register use the following encodings in the System register encoding space:

## MRS <Xt>, HDFGWTR\_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0011	0b0001	0b101

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2, NV> == '11' then
        X[t, 64] = NVMem[0x1D8];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.FGTEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR_EL3.FGTEn == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = HDFGWTR\_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = HDFGWTR\_EL2;
```

## MSR HDFGWTR\_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0011	0b0001	0b101

```
if PSTATE.EL == ELO then
    UNDEFINED;
```

```
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR EL2.<NV2,NV> == '11' then
        NVMem[0x1D8] = X[t, 64];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED:
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.FGTEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR EL3.FGTEn == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        HDFGWTR\_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    HDFGWTR EL2 = X[t, 64];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.