# CTITRIGINSTATUS, CTI Trigger In Status register

The CTITRIGINSTATUS characteristics are:

# **Purpose**

Provides the status of the trigger inputs.

## **Configuration**

CTITRIGINSTATUS is in the Debug power domain.

#### **Attributes**

CTITRIGINSTATUS is a 32-bit register.

## Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 1 TRIN31TRIN30TRIN29TRIN28TRIN27TRIN26TRIN25TRIN24TRIN23TRIN22TRIN21TRIN20TRIN19TRIN

#### TRIN<n>, bit [n], for n = 31 to 0

Trigger input <n> status.

Bits [31:N] are RAZ. N is the number of CTI triggers implemented as defined by the <a href="CTIDEVID">CTIDEVID</a>.NUMTRIG field.

| TRIN <n></n> | Meaning                      |
|--------------|------------------------------|
| 0b0          | Input trigger n is inactive. |
| 0b1          | Input trigger n is active.   |

Not implemented and not-connected input triggers are always inactive.

It is implementation defined whether an input trigger that does not support multicycle events can be observed as active.

# **Accessing CTITRIGINSTATUS**

CTITRIGINSTATUS can be accessed through the external debug interface:

| Component Offset | Instance |
|------------------|----------|
|------------------|----------|

| CTI | 0x130 | CTITRIGINSTATUS |
|-----|-------|-----------------|
|-----|-------|-----------------|

Accesses on this interface are RO.

AArch32 AArch64 Registers Registers

AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.