# ICH\_LR<n>\_EL2, Interrupt Controller List Registers, n = 0 - 15

The ICH LR<n> EL2 characteristics are:

### **Purpose**

Provides interrupt context information for the virtual CPU interface.

### **Configuration**

AArch64 System register ICH\_LR<n>\_EL2 bits [31:0] are architecturally mapped to AArch32 System register ICH LR<n>[31:0].

AArch64 System register ICH\_LR<n>\_EL2 bits [63:32] are architecturally mapped to AArch32 System register <a href="ICH\_LRC<n>[31:0]</a>.

This register is present only when FEAT\_GICv3 is implemented and (EL2 is implemented or EL3 is implemented). Otherwise, direct accesses to ICH\_LR<n>\_EL2 are undefined.

If EL2 is not implemented, this register is res0 from EL3.

If list register n is not implemented, then accesses to this register are undefined.

This register has no effect if EL2 is not enabled in the current Security state.

### **Attributes**

ICH LR<n> EL2 is a 64-bit register.

### **Field descriptions**

63 62	53 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32									32						
State	ΝH	Group	oupNMI RESO Priority RESO pINTID													
VINTID																
31 30	29	28	27	262524	232221201918171	6151413	12 11 10 9	8	7	6	5	4	3	2	1	0

#### State, bits [63:62]

The state of the interrupt:

State	Meaning
0b00	Invalid (Inactive).

0b01	Pending.
0b10	Active.
0b11	Pending and active.

The GIC updates these state bits as virtual interrupts proceed through the interrupt life cycle. Entries in the invalid state are ignored, except for the purpose of generating virtual maintenance interrupts.

For hardware interrupts, the pending and active state is held in the physical Distributor rather than the virtual CPU interface. A hypervisor must only use the pending and active state for software originated interrupts, which are typically associated with virtual devices, or SGIs.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### HW, bit [61]

Indicates whether this virtual interrupt maps directly to a hardware interrupt, meaning that it corresponds to a physical interrupt. Deactivation of the virtual interrupt also causes the deactivation of the physical interrupt with the ID that the pINTID field indicates.

-						
HW	Meaning					
0b0	The interrupt is triggered entirely					
	by software. No notification is sent					
	to the Distributor when the virtual					
	interrupt is deactivated.					
0b1	The interrupt maps directly to a					
	hardware interrupt. A deactivate					
	interrupt request is sent to the					
	Distributor when the virtual					
	interrupt is deactivated, using the					
	pINTID field from this register to					
	indicate the physical interrupt ID.					
	If <a href="ICH_VMCR_EL2">ICH_VMCR_EL2</a> . VEOIM is 0,					
	this request corresponds to a write					
	to <u>ICC_EOIR0_EL1</u> or					
	<u>ICC_EOIR1_EL1</u> . Otherwise, it					
	corresponds to a write to					
	<u>ICC_DIR_EL1</u> .					

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Group, bit [60]

Indicates the group for this virtual interrupt.

Group	Meaning			
0b0	This is a Group 0 virtual interrupt.			
	ICH VMCR EL2.VFIQEn			
	determines whether it is signaled			
	as a virtual IRQ or as a virtual			
	FIQ, and ICH VMCR EL2.VENG0			
	enables signaling of this interrupt			
	to the virtual machine.			
0b1	This is a Group 1 virtual interrupt,			
	signaled as a virtual IRQ.			
	ICH VMCR EL2.VENG1 enables			
	the signalling of this interrupt to			
	the virtual machine.			
	If <u>ICH_VMCR_EL2</u> .VCBPR is 0,			
	then <u>ICC_BPR1_EL1</u> determines if			
	a pending Group 1 interrupt has			
	sufficient priority to preempt			
	current execution. Otherwise,			
	<pre>ICH_LR<n>_EL2 determines</n></pre>			
	preemption.			

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

# NMI, bit [59] When FEAT\_GICv3\_NMI is implemented:

Indicates whether the virtual priority has the non-maskable property.

NMI	Meaning				
0d0	o vINTID does not have the non-				
	maskable interrupt property.				
0b1	vINTID has the non-maskable				
	interrupt property.				

Setting ICH\_LR<n>\_EL2.NMI to 1 when ICH\_LR<n>\_EL2.State is not Invalid is CONSTRAINTED unpredictable if either ICH\_LR<n>\_EL2.vINTID indicates an LPI or ICH\_LR<n> EL2.Group is 0.

The permitted behaviors are:

- ICH\_LR<n>\_EL2.NMI is treated as 0 for all purposes other than a direct read of the register.
- The virtual interrupt is presented with superpriority.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### Bits [58:56]

Reserved, res0.

#### Priority, bits [55:48]

The priority of this interrupt.

It is implementation defined how many bits of priority are implemented, though at least five bits must be implemented. Unimplemented bits are res0 and start from bit[48] up to bit[50]. The number of implemented bits can be discovered from ICH VTR EL2.PRIbits.

When ICH\_LR<n>\_EL2.NMI is set to 1, this field is res0 and the virtual interrupt's priority is treated as  $0 \times 00$ .

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Bits [47:45]

Reserved, res0.

#### **pINTID**, bits [44:32]

Physical INTID, for hardware interrupts.

When ICH\_LR<n>\_EL2.HW is 0 (there is no corresponding physical interrupt), this field has the following meaning:

- Bits[44:42] : res0.
- Bit[41]: EOI. If this bit is 1, then when the interrupt identified by vINTID is deactivated, a maintenance interrupt is asserted.
- Bits[40:32]: res0.

When ICH\_LR<n>\_EL2.HW is 1 (there is a corresponding physical interrupt):

- This field indicates the physical INTID. This field is only required to implement enough bits to hold a valid value for the implemented INTID size. Any unused higher order bits are res0.
- When <a href="ICC\_CTLR\_EL1">ICC\_CTLR\_EL1</a>. ExtRange is 0, then bits [44:42] of this field are res0.
- If the value of pINTID is not a vald INTID, behavior is unpredictable. If the value of pINTID indicates a PPI, this field applies to the PPI associated with this same physical PE ID as the virtual CPU interface requesting the deactivation.

A hardware physical identifier is only required in List Registers for interrupts that require deactivation. This means only 13 bits of Physical INTID are required, regardless of the number specified by ICC CTLR EL1.IDbits.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### **vINTID**, bits [31:0]

Virtual INTID of the interrupt.

If the value of vINTID is 1020-1023 and ICH\_LR<n>\_EL2.State! = 0b00 (Inactive), behavior is unpredictable.

Behavior is unpredictable if two or more List Registers specify the same vINTID when:

- ICH LR<n> EL2.State == 0b01.
- ICH LR<n> EL2.State == 0b10.
- ICH LR<n> EL2.State == 0b11.

It is implementation defined how many bits are implemented, though at least 16 bits must be implemented. Unimplemented bits are res0. The number of implemented bits can be discovered from ICH VTR EL2.IDbits.

When <a href="ICC\_SRE\_EL1">ICC\_SRE\_EL1</a>. SRE == 0, specifying a vINTID in the LPI range is unpredictable

#### Note

When a VM is using memory-mapped access to the GIC, software must ensure that the correct source PE ID is provided in bits[12:10].

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

### Accessing ICH\_LR<n>\_EL2

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, ICH\_LR<m>\_EL2; Where m = 0-15

op0 op1		CRn	CRm	op2
0b11	0b100	0b1100	0b110:m[3]	m[2:0]

```
integer m = UInt(CRm<0>:op2<2:0>);
if m >= NUM_GIC_LIST_REGS then
    UNDEFINED;
elsif PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2, NV> == '11' then
        X[t, 64] = NVMem[0x400 + (8 * m)];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ICC_SRE_EL2.SRE == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ICH_LR_EL2[m];
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ICH_LR_EL2[m];
```

## MSR ICH\_LR<m>\_EL2, <Xt>; Where m = 0-15

op0	op1	CRn	CRm	op2		
0b11	0b100	0b1100	0b110:m[3]	m[2:0]		

```
integer m = UInt(CRm<0>:op2<2:0>);
```

```
if m >= NUM GIC LIST REGS then
    UNDEFINED;
elsif PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        NVMem[0x400 + (8 * m)] = X[t, 64];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ICC SRE EL2.SRE == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        ICH_LR_EL2[m] = X[t, 64];
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        ICH_LR_EL2[m] = X[t, 64];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.