TRCEVENTCTL1R, Event Control 1 Register

The TRCEVENTCTL1R characteristics are:

Purpose

Controls the behavior of the ETEEvents that TRCEVENTCTLOR selects.

Configuration

AArch64 System register TRCEVENTCTL1R bits [31:0] are architecturally mapped to External register TRCEVENTCTL1R[31:0].

This register is present only when FEAT_ETE is implemented and FEAT_TRC_SR is implemented. Otherwise, direct accesses to TRCEVENTCTL1R are undefined.

Attributes

TRCEVENTCTL1R is a 64-bit register.

Field descriptions

| 636261605958575655545352515049484746 | 45 | 44 | 43 | 4241 | 40393837 | <u> 736</u> | 35 | 34 | 33 |
|--------------------------------------|-----|------------|-----|------|----------|-------------|-----------|-----------|-------|
| RES0 | | | | | | | | | |
| RES0 | OEI | LPOVERRIDE | ATE | 3 | RES0 | | INSTEN[3] | INSTEN[2] | INSTE |
| 313029282726252423222120191817161514 | 13 | 12 | 11 | 10 9 | 8 7 6 5 | 4 | 3 | 2 | 1 |

Bits [63:14]

Reserved, res0.

OE, bit [13] When TRCIDR5.OE == 1:

ETE Trace Output Enable control.

| OE | Meaning |
|-----|-------------------------------|
| 0b0 | Trace output to any |
| | implementation defined trace |
| | output interface is disabled. |
| 0b1 | Trace output to any |
| | implementation defined trace |
| | output interface is enabled. |

The reset behavior of this field is:

• On a Trace unit reset, this field resets to 0.

Otherwise:

Reserved, res0.

LPOVERRIDE, bit [12] When TRCIDR5.LPOVERRIDE == 1:

Low-power Override Mode select.

| LPOVERRIDE | Meaning | | |
|------------|---------------------------|--|--|
| 0b0 | Trace unit Low-power | | |
| | Override Mode is not | | |
| | enabled. That is, the | | |
| | trace unit is permitted | | |
| | to enter low-power | | |
| | state. | | |
| 0b1 | Trace unit Low-power | | |
| | Override Mode is | | |
| | enabled. That is, entry | | |
| | to a low-power state | | |
| | does not affect the trace | | |
| | unit resources or trace | | |
| | generation. | | |

Otherwise:

Reserved, res0.

ATB, bit [11] When TRCIDR5.ATBTRIG == 1:

AMBA Trace Bus (ATB) trigger enable.

If a CoreSight ATB interface is implemented then when ETEEvent 0 occurs the trace unit sets:

- ATID $== 0 \times 7D$.
- ATDATA to the value of TRCTRACEIDR.

If the width of ATDATA is greater than the width of TRCTRACEIDR.TRACEID then the trace unit zeros the upper ATDATA bits.

If ETEEvent 0 is programmed to occur based on program execution, such as an Address Comparator, the ATB trigger might not be inserted into the ATB stream at the same time as any trace

generated by that program execution is output by the trace unit. Typically, the generated trace might be buffered in a trace unit which means that the ATB trigger would be output before the associated trace is output.

If ETEEvent 0 is asserted multiple times in close succession, the trace unit is required to generate an ATB trigger for the first assertion, but might ignore one or more of the subsequent assertions. Arm recommends that the window in which ETEEvent 0 is ignored is limited only by the time taken to output an ATB trigger.

| ATB | Meaning |
|-----|--------------------------|
| 0d0 | ATB trigger is disabled. |
| 0b1 | ATB trigger is enabled. |

Otherwise:

Reserved, res0.

Bits [10:4]

Reserved, res0.

INSTEN[< m>], bit [m], for m = 3 to 0

Event element control.

| INSTEN[<m>]</m> | Meaning | | |
|------------------|-------------------------|--|--|
| 0b0 | The trace unit does not | | |
| | generate an Event | | |
| | element $< m >$. | | |
| 0b1 | The trace unit | | |
| | generates an Event | | |
| | element $< m >$. | | |

This bit is res0 if m >= the number indicated by TRCIDRO.NUMEVENT.

Accessing TRCEVENTCTL1R

Must be programmed.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, TRCEVENTCTL1R

| op0 | op1 | CRn | CRm | op2 |
|------|-------|--------|--------|-------|
| 0b10 | 0b001 | 0b0000 | 0b1001 | 0b000 |

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGRTR_EL2.TRC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCEVENTCTL1R;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        X[t, 64] = TRCEVENTCTL1R;
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCEVENTCTL1R;
```

MSR TRCEVENTCTL1R, <Xt>

0b10 | 0b001 | 0b0000 | 0b1001 | 0b000

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGWTR_EL2.TRC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCEVENTCTL1R = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCEVENTCTL1R = X[t, 64];
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCEVENTCTL1R = X[t, 64];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers