	Sh
	Pseu

### **STR** (immediate)

Store Register (immediate) stores a word or a doubleword from a register to memory. The address that is used for the store is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: Post-index, Pre-index and Unsigned offset

#### **Post-index**

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 x 1 1 1 0 0 0 0 0 0 imm9 0 1 Rn Rt

size opc
```

```
32-bit (size == 10)
```

```
STR <Wt>, [<Xn | SP>], #<simm>
```

# 64-bit (size == 11)

```
STR <Xt>, [<Xn | SP>], #<simm>
boolean wback = TRUE;
boolean postindex = TRUE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

#### **Pre-index**

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 x 1 1 1 0 0 0 0 0 0 imm9 1 1 Rn Rt

size opc
```

#### 32-bit (size == 10)

```
STR <Wt>, [<Xn | SP>, #<simm>]!
```

## 64-bit (size == 11)

```
STR <Xt>, [<Xn | SP>, #<simm>]!
boolean wback = TRUE;
boolean postindex = FALSE;
integer scale = UInt(size);
bits(64) offset = SignExtend(imm9, 64);
```

### **Unsigned offset**

# **Assembler Symbols**

<wt></wt>	Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.			
<xt></xt>	Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.			
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.			
<simm></simm>	Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.			
<pimm></pimm>	For the 32-bit variant: is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as <pre><pre><pre><pre><pre></pre></pre></pre></pre></pre>			
	For the 64-bit variant: is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as <pre><pre><pre><pre><pre><pre>pimm&gt;/8.</pre></pre></pre></pre></pre></pre>			

#### **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);

constant integer datasize = 8 << scale;
boolean tagchecked = wback | | n != 31;

boolean rt_unknown = FALSE;
Constraint c;

if wback && n == t && n != 31 then
        c = ConstrainUnpredictable(Unpredictable WBOVERLAPST);
        assert c IN {Constraint NONE, Constraint UNKNOWN, Constraint UNDEE,</pre>
```

# **Operation**

```
bits (64) address;
bits(datasize) data;
boolean privileged = PSTATE.EL != ELO;
AccessDescriptor accdesc = CreateAccDescGPR (MemOp_STORE, FALSE, privile
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
if !postindex then
    address = address + offset;
if rt unknown then
    data = bits(datasize) UNKNOWN;
else
    data = X[t, datasize];
Mem[address, datasize DIV 8, accdesc] = data;
if wback then
    if postindex then
        address = address + offset;
    if n == 31 then
        SP[] = address;
    else
        X[n, 64] = address;
```

### **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	<b>Index by</b>
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu