# TRCIDR1, ID Register 1

The TRCIDR1 characteristics are:

# **Purpose**

Returns the tracing capabilities of the trace unit.

# Configuration

External register TRCIDR1 bits [31:0] are architecturally mapped to AArch64 System register TRCIDR1[31:0].

This register is present only when FEAT\_ETE is implemented and FEAT\_TRC\_EXT is implemented. Otherwise, direct accesses to TRCIDR1 are res0.

## **Attributes**

TRCIDR1 is a 32-bit register.

# Field descriptions

31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12	11 10 9	8	7 6	5 4	3	2 1	0
DESIGNER	RES0	RES1	TRCARC	HM	<b>ARICA</b>	RCHI	/IRNE	VISI	ON

### **DESIGNER, bits [31:24]**

Indicates which company designed the trace unit. The permitted values of this field are the same as MIDR EL1.Implementer.

#### Bits [23:16]

Reserved, res0.

#### Bits [15:12]

Reserved, res1.

#### TRCARCHMAJ, bits [11:8]

Major architecture version.

TRCARCHMAJ	Meaning
------------	---------

If both TRCARCHMAJ	
and TRCARCHMIN ==	
0xF then refer to	
TRCDEVARCH.	

All other values are reserved.

This field reads as 0b1111.

### **TRCARCHMIN**, bits [7:4]

Minor architecture version.

TRCARCHMIN	Meaning		
0b1111	If both TRCARCHMAJ		
	and TRCARCHMIN ==		
	0xF then refer to		
	TRCDEVARCH.		

All other values are reserved.

This field reads as 0b1111.

### **REVISION, bits [3:0]**

Implementation revision.

Returns an implementation defined value that identifies the revision of the trace unit.

Arm deprecates any use of this field and recommends that implementations set this field to zero.

# **Accessing TRCIDR1**

### TRCIDR1 can be accessed through the external debug interface:

Component	Offset	Instance
ETE	0x1E4	TRCIDR1

This interface is accessible as follows:

- When OSLockStatus() or !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.