AArch64 Instructions Index by Encoding

External Registers

CNTP_CVAL, Counter-timer Physical Timer CompareValue

The CNTP CVAL characteristics are:

Purpose

Holds the 64-bit compare value for the EL1 physical timer.

Configuration

It is implementation defined whether CNTP_CVAL is implemented in the Core power domain or in the Debug power domain.

For more information, see 'Power and reset domains for the system level implementation of the Generic Timer'.

Attributes

CNTP CVAL is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

CompareValue

CompareValue

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

CompareValue, bits [63:0]

Holds the EL1 physical timer CompareValue.

When <u>CNTP_CTL</u>.ENABLE is 1, the timer condition is met when (<u>CNTPCT</u> - CompareValue) is greater than or equal to zero. This means that CompareValue acts like a 64-bit upcounter timer. When the timer condition is met:

- CNTP CTL.ISTATUS is set to 1.
- An interrupt is generated if CNTP CTL.IMASK is 0.

When <u>CNTP_CTL</u>.ENABLE is 0, the timer condition is not met, but <u>CNTPCT</u> continues to count.

The reset behavior of this field is:

• On a Timer reset, this field resets to an architecturally unknown value.

Accessing CNTP_CVAL

CNTP_CVAL can be implemented in any implemented CNTBaseN frame, and in the corresponding CNTEL0BaseN frame.

'CNTCTLBase status and control fields for the CNTBaseN and CNTEL0BaseN frames' describes the status fields that identify whether a CNTBaseN frame is implemented, and for an implemented frame:

- Whether the CNTBaseN frame has virtual timer capability.
- Whether the corresponding CNTEL0BaseN frame is implemented.
- For an implementation that recognizes two Security states, whether the CNTBaseN frame, and any corresponding CNTEL0BaseN frame, is accessible by Non-secure accesses.

For an implemented CNTBaseN frame:

- CNTP_CVAL is accessible in that frame if the value of CNTACR<n>.RWPT is 1.
- Otherwise, the CNTP CVAL address in that frame is RAZ/WI.

For an implemented CNTEL0BaseN frame:

- CNTP CVAL is accessible in that frame if both:
 - CNTP_CVAL is accessible in the corresponding CNTBaseN frame:
 - The value of CNTELOACR.ELOPTEN is 1.
- Otherwise, the CNTP CVAL address in that frame is RAZ/WI.

If the implementation supports 64-bit atomic accesses, then the CNTP CVAL register must be accessible as an atomic 64-bit value.

CNTP CVAL can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance	Range	
Timer	CNTBaseN	0x020	CNTP_CVAL	31:0	

Accesses on this interface are **RW**.

Component	Frame	Offset	Instance	Range
Timer	CNTBaseN	0x024	CNTP_CVAL	63:32

Accesses on this interface are RW.

Component Frame Offset In	nstance Range
---------------------------------	---------------

Timer	CNTEL0BaseN	0x020	CNTP	CVAL	31:0
			_	-	

Accesses on this interface are RW.

Component	Frame	Offset	Instance	Range
Timer	CNTEL0BaseN	0x024	CNTP_CVAL	63:32

Accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	External
Registers	Registers	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.