| <u>Base</u> | SIMD&FP | <u>SVE</u> | <u>SME</u> | Index by |
|---------------------|---------------------|---------------------|---------------------|----------|
| <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | Encoding |

Pseu

NOTS

Bitwise invert predicate, setting the condition flags

Bitwise invert each active element of the source predicate, and place the results in the corresponding elements of the destination predicate. Inactive elements in the destination predicate register are set to zero. Sets the first (N), none (Z), !last (C) condition flags based on the predicate result, and the V flag to zero.

This is an alias of **EORS**. This means:

- The encodings in this description are named to match the encodings of EORS.
- The description of <u>EORS</u> gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

NOTS
$$\langle Pd \rangle$$
.B, $\langle Pq \rangle / Z$, $\langle Pn \rangle$.B

is equivalent to

and is the preferred disassembly when Pm == Pq.

Assembler Symbols

| <pd></pd> | Is the name of the destination scalable predicate register, encoded in the "Pd" field. |
|-----------|--|
| <pg></pg> | Is the name of the governing scalable predicate register, encoded in the "Pg" field. |

<Pn> Is the name of the first source scalable predicate register, encoded in the "Pn" field.

Operation

The description of **EORS** gives the operational pseudocode for this instruction.

Operational information

If FEAT_SVE2 is implemented or FEAT_SME is implemented, then if PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
 - The values of the NZCV flags.

If FEAT_SME is implemented and the PE is in Streaming SVE mode, then any subsequent instruction which is dependent on the NZCV condition flags written by this instruction might be significantly delayed.

<u>Base SIMD&FP SVE SME Index by</u> Instructions Instructions Instructions Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu