x by	<u>Sh</u>
ding	<u>Pseu</u>

STUR (SIMD&FP)

Store SIMD&FP register (unscaled offset). This instruction stores a single SIMD&FP register to memory. The address that is used for the store is calculated from a base register value and an optional immediate offset. Depending on the settings in the *CPACR_EL1*, *CPTR_EL2*, and *CPTR_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
8-bit (size == 00 && opc == 00)
```

```
16-bit (size == 01 && opc == 00)
```

```
STUR <Ht>, [<Xn|SP>{, #<simm>}]
```

STUR <Bt>, [<Xn | SP>{, #<simm>}]

32-bit (size == 10 && opc == 00)

```
STUR \langle St \rangle, [\langle Xn | SP \rangle \{, \#\langle simm \rangle \}]
```

64-bit (size == 11 && opc == 00)

```
STUR <Dt>, [<Xn | SP>{, #<simm>}]
```

128-bit (size == 00 && opc == 10)

```
STUR <Qt>, [<Xn | SP>{, #<simm>}]
integer scale = <u>UInt</u>(opc<1>:size);
if scale > 4 then UNDEFINED;
bits(64) offset = <u>SignExtend</u>(imm9, 64);
```

Assembler Symbols

<bt></bt>	Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<dt></dt>	Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<ht></ht>	Is the 16-bit name of the SIMD&FP register to be

transferred, encoded in the "Rt" field.

```
Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
St>
Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
Xn|SP>
Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
simm>
Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.
```

Shared Decode

```
integer n = <u>UInt</u>(Rn);
integer t = <u>UInt</u>(Rt);
<u>MemOp</u> memop = if opc<0> == '1' then <u>MemOp LOAD</u> else <u>MemOp STORE</u>;
constant integer datasize = 8 << scale;
boolean tagchecked = memop != <u>MemOp PREFETCH</u> && (n != 31);
```

Operation

```
CheckFPEnabled64();
bits(64) address;
bits(datasize) data;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescASIMD</u> (memop, FALSE, tagchecked)
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
address = address + offset;
case memop of
    when MemOp_STORE
        data = V[t, datasize];
        Mem[address, datasize DIV 8, accdesc] = data;
    when MemOp_LOAD
        data = Mem[address, datasize DIV 8, accdesc];
        V[t, datasize] = data;
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Sh Pseu Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56 Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.