IFSR32_EL2, Instruction Fault Status Register (EL2)

The IFSR32 EL2 characteristics are:

Purpose

Allows access to the AArch32 <u>IFSR</u> register from AArch64 state only. Its value has no effect on execution in AArch64 state.

Configuration

AArch64 System register IFSR32_EL2 bits [31:0] are architecturally mapped to AArch32 System register IFSR[31:0].

This register is present only when EL1 is capable of using AArch32. Otherwise, direct accesses to IFSR32 EL2 are undefined.

If EL2 is not implemented but EL3 is implemented, and EL1 is capable of using AArch32, then this register is not res0.

Attributes

IFSR32 EL2 is a 64-bit register.

Field descriptions

When TTBCR.EAE == 0:

636261605958575655545352515049	48	474645	44	43	42	41	403	19383	736	3534	13332
RES0											
RES0	FnV	RES0	ExT	RES0	FS[4]	LPAE		RES0		FS[3:0]
313029282726252423222120191817	16	151413	12	11	10	9	8	7 6 5	4	3 2	1 0

Bits [63:17]

Reserved, res0.

FnV, bit [16]

FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.

FnV	Meaning
0b0	<u>IFAR</u> is valid.

This field is valid only for a synchronous External abort other than a synchronous External abort on a translation table walk. It is res0 for all other Prefetch Abort exceptions.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bits [15:13]

Reserved, res0.

ExT, bit [12]

External abort type. This bit can be used to provide an implementation defined classification of External aborts.

In an implementation that does not provide any classification of External aborts, this bit is res0.

For aborts other than External aborts this bit always returns 0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bit [11]

Reserved, res0.

FS, bits [10, 3:0]

Fault Status bits. Bits [10] and [3:0] are interpreted together.

FS	Meaning	Applies when
0b00001	PC alignment fault.	
0b00010	Debug exception.	
0b00011	Access flag fault, level 1.	
0b00101	Translation fault, level 1.	
0b00110	Access flag fault, level 2.	

0b00111	Translation fault, level 2.	
0b01000	Synchronous	
	External abort, not on	
	translation	
	table walk.	
0b01001	Domain fault,	
0b01011	level 1. Domain fault,	
0001011	level 2.	
0b01100	Synchronous	
	External abort, on translation	
	table walk,	
	level 1.	
0b01101	Permission	
0b01110	fault, level 1. Synchronous	
0001110	External abort,	
	on translation	
	table walk, level 2.	
0b01111	Permission	
	fault, level 2.	
0b10000	TLB conflict abort.	
0b10100	implementation	
	defined fault	
	(Lockdown fault).	
0b11001	Synchronous	When
	parity or ECC	FEAT_RAS is
	error on memory	not implemented
	access, not on	mpiementeu
	translation	
0b11100	table walk. Synchronous	When
0011100	parity or ECC	FEAT RAS is
	error on	not
	translation table walk,	implemented
	level 1.	
0b11110	Synchronous	When
	parity or ECC error on	FEAT_RAS is not
	translation	implemented
	table walk,	•
	level 2.	

All other values are reserved.

For more information about the lookup level associated with a fault, see 'The level associated with MMU faults on a Short-descriptor translation table lookup'.

The FS field is split as follows:

- FS[4] is IFSR32 EL2[10].
- FS[3:0] is IFSR32 EL2[3:0].

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

LPAE, bit [9]

On taking a Data Abort exception, this bit is set as follows:

LPAE	Meaning
0b0	Using the Short-descriptor
	translation table formats.
0b1	Using the Long-descriptor
	translation table formats.

Hardware does not interpret this bit to determine the behavior of the memory system, and therefore software can set this bit to 0 or 1 without affecting operation.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bits [8:4]

Reserved, res0.

When TTBCR.EAE == 1:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RESO

RESO

RESO

EXTRESOLPAE

RESO

STATUS

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bits [63:17]

Reserved, res0.

FnV, bit [16]

FAR not Valid, for a synchronous External abort other than a synchronous External abort on a translation table walk.

FnV	Meaning	
0b0	<u>IFAR</u> is valid.	
0b1	IFAR is not valid, and holds an	
	unknown value.	

This field is valid only for a synchronous External abort other than a synchronous External abort on a translation table walk. It is res0 for all other Prefetch Abort exceptions.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bits [15:13]

Reserved, res0.

ExT, bit [12]

External abort type. This bit can be used to provide an implementation defined classification of External aborts.

In an implementation that does not provide any classification of External aborts, this bit is res0.

For aborts other than External aborts this bit always returns 0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bits [11:10]

Reserved, res0.

LPAE, bit [9]

On taking a Data Abort exception, this bit is set as follows:

LPAE	Meaning
Using the Short-descriptor translation table formats.	
0b1	Using the Long-descriptor translation table formats.

Hardware does not interpret this bit to determine the behavior of the memory system, and therefore software can set this bit to 0 or 1 without affecting operation.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bits [8:6]

Reserved, res0.

STATUS, bits [5:0]

Fault status bits. Possible values of this field are:

Applies when
WIICII

0b001101	Permission fault, level 1.	
0b001110	Permission fault, level 2.	
0b001111	Permission fault, level 3.	
0b010000	Synchronous External abort, not on translation table walk.	
0b010101	Synchronous External abort on translation table walk, level 1.	
0b010110	Synchronous External abort on translation table walk, level 2.	
0b010111	Synchronous External abort on translation table walk, level 3.	
0b011000	Synchronous parity or ECC error on memory access, not on translation table walk.	When FEAT_RAS is not implemented
0b011101	Synchronous parity or ECC error on memory access on translation table walk, level 1.	When FEAT_RAS is not implemented

0b011110	Synchronous parity or ECC error on memory access on translation table walk, level 2.	When FEAT_RAS is not implemented
0b011111	Synchronous parity or ECC error on memory access on translation table walk, level 3.	When FEAT_RAS is not implemented
0b100001	PC alignment fault.	
0b100010	Debug exception.	
0b110000	TLB conflict abort.	

All other values are reserved.

When FEAT_RAS is implemented, 0b011000, 0b011101, 0b011110, and 0b011111 are reserved.

For more information about the lookup level associated with a fault, see 'The level associated with MMU faults on a Long-descriptor translation table lookup'.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing IFSR32_EL2

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, IFSR32_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0000	0b001

```
if !HaveAArch32EL(EL1) then
      UNDEFINED;
elsif PSTATE.EL == EL0 then
      UNDEFINED;
elsif PSTATE.EL == EL1 then
      if EL2Enabled() && HCR_EL2.NV == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
    else
            UNDEFINED;
elsif PSTATE.EL == EL2 then
      X[t, 64] = IFSR32_EL2;
elsif PSTATE.EL == EL3 then
      X[t, 64] = IFSR32_EL2;
```

MSR IFSR32_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0000	0b001

```
if !HaveAArch32EL(EL1) then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    IFSR32_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    IFSR32_EL2 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.