<u>Base</u>	SIMD&FP	<u>SVE</u>	SME	Index by
<u>Instructions</u>	Instructions	<u>Instructions</u>	Instructions	Encoding
REMINNM				

Pseu

BFloat16 floating-point minimum number (predicated)

Determine the minimum number value of active BFloat16 elements of the second source vector and corresponding BFloat16 elements of the first source vector and destructively place the results in the corresponding elements of the first source vector.

Regardless of the value of FPCR.AH, the behavior is as follows:

- Negative zero compares less than positive zero.
- If one element is numeric and the other is a guiet NaN, the result is the numeric value.
- When FPCR.DN is 0, if either element is a signaling NaN or if both elements are NaNs, the result is a guiet NaN.
- When FPCR.DN is 1, if either element is a signaling NaN or if both elements are NaNs, the result is Default NaN.

Inactive elements in the destination vector register remain unmodified. This instruction follows SVE2.1 non-widening BFloat16 numerical behaviors. ID AA64ZFR0 EL1.B16B16 indicates whether this instruction is implemented.

# SVE<sub>2</sub> (FEAT\_SVE\_B16B16)

```
3130292827262524
                           212019181716151413121110 9 8 7 6 5 4 3 2 1 0
                       22
                 23
0 1 1 0 0 1 0 1 0
                           0 0 0 1 0 1 1 0 0 Pg Zm
                       0
              size<1>size<0>
```

```
BFMINNM <Zdn>.H, <Pg>/M, <Zdn>.H, <Zm>.H
```

```
if (!HaveSVE2() && !HaveSME2()) | !IsFeatureImplemented(FEAT_SVE_B16B1
integer g = UInt(Pg);
integer dn = <u>UInt</u>(Zdn);
integer m = UInt(Zm);
```

### **Assembler Symbols**

<zdn></zdn>	Is the name of the first source and destination scalable vector register, encoded in the "Zdn" field.
<pg></pg>	Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.
<zm></zm>	Is the name of the second source scalable vector register,

### **Operation**

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV 16;
bits(PL) mask = P[g, PL];
bits(VL) operand1 = Z[dn, VL];
bits(VL) operand2 = if AnyActiveElement(mask, 16) then Z[m, VL] else Zebits(VL) result;

for e = 0 to elements-1
   bits(16) element1 = Elem[operand1, e, 16];
   if ActivePredicateElement(mask, e, 16) then
        bits(16) element2 = Elem[operand2, e, 16];
        Elem[result, e, 16] = BFMinNum(element1, element2, FPCR[]);
else
        Elem[result, e, 16] = element1;
```

## **Operational information**

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is unpredictable:

- The MOVPRFX instruction must be unpredicated, or be predicated using the same governing predicate register and source element size as this instruction.
- The MOVPRFX instruction must specify the same destination register as this instruction.
- The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	<u>Index by</u>
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06\_rel; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu