# ID\_MMFR1\_EL1, AArch32 Memory Model Feature Register 1

The ID MMFR1 EL1 characteristics are:

# **Purpose**

Provides information about the implemented memory model and memory management support in AArch32 state.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

# **Configuration**

AArch64 System register ID\_MMFR1\_EL1 bits [31:0] are architecturally mapped to AArch32 System register ID\_MMFR1[31:0].

#### **Attributes**

ID\_MMFR1\_EL1 is a 64-bit register.

# Field descriptions

# When AArch32 is supported:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

			RE	S0			
BPred	L1TstCln	L1Uni	L1Hvd	L1UniSW	L1HvdSW	L1UniVA	L1HvdVA
31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0

#### Bits [63:32]

Reserved, res0.

#### **BPred, bits [31:28]**

Branch Predictor. Indicates branch predictor management requirements. Defined values are:

BPred	Meaning
000000	No branch predictor, or no MMU present. Implies a fixed MPU configuration.

# Ob0001 Branch predictor requires flushing on:

- Enabling or disabling a stage of address translation.
- Writing new data to instruction locations.
- Writing new mappings to the translation tables.
- Changes to the <u>TTBRO</u>, <u>TTBR1</u>, or <u>TTBCR</u> registers.
- Changes to the ContextID or ASID, or to the FCSE ProcessID if this is supported.

# Ob0010 Branch predictor requires flushing on:

- Enabling or disabling a stage of address translation.
- Writing new data to instruction locations.
- Writing new mappings to the translation tables.
- Any change to the <u>TTBRO</u>, <u>TTBR1</u>, or <u>TTBCR</u>
  registers without a change to the corresponding ContextID or ASID, or FCSE ProcessID if this is supported.

0b0011	Branch predictor requires
	flushing only on writing new
	data to instruction locations.
0b0100	For execution correctness,
	branch predictor requires no
	flushing at any time.

#### All other values are reserved.

In Armv8-A, the permitted values are 0b0010, 0b0011, and 0b0100. For values other than 0b0000 and 0b0100 the Arm Architecture Reference Manual, or the product documentation, might give more information about the required maintenance.

#### L1TstCln, bits [27:24]

Level 1 cache Test and Clean. Indicates the supported Level 1 data cache test and clean operations, for Harvard or unified cache implementations. Defined values are:

L1TstCln	Meaning	
000000	None supported.	
0b0001	Supported Level 1 data cache test and clean operations are:	
	<ul> <li>Test and clean data cache.</li> </ul>	
0b0010	As for 0b0001, and adds:	
	<ul> <li>Test, clean, and invalidate data cache.</li> </ul>	

All other values are reserved.

In Armv8-A, the only permitted value is 0b0000.

#### L1Uni, bits [23:20]

Level 1 Unified cache. Indicates the supported entire Level 1 cache maintenance operations for a unified cache implementation. Defined values are:

L1Uni	Meaning
0b0000	None supported.
0b0001	Supported entire Level 1 cache operations are:
	<ul> <li>Invalidate cache, including branch predictor if appropriate.</li> <li>Invalidate branch predictor, if appropriate.</li> </ul>

Ob0010 As for Ob0001, and adds:
 Clean cache, using a recursive model that uses the cache dirty status bit.
 Clean and invalidate cache, using a recursive model that uses the cache

dirty status bit.

All other values are reserved.

In Armv8-A, the only permitted value is 0b0000.

#### L1Hvd, bits [19:16]

Level 1 Harvard cache. Indicates the supported entire Level 1 cache maintenance operations for a Harvard cache implementation. Defined values are:

L1Hvd	Meaning	
0000d0	None supported.	
0b0001	Supported entire Level 1 cache operations are:	
	<ul> <li>Invalidate instruction cache, including branch predictor if appropriate.</li> <li>Invalidate branch predictor, if appropriate.</li> </ul>	
0b0010	As for 0b0001, and adds:	
	<ul> <li>Invalidate data cache.</li> <li>Invalidate data cache and instruction cache, including branch predictor if appropriate.</li> </ul>	
0b0011	As for 0b0010, and adds:	
	<ul> <li>Clean data cache, using a recursive model that uses the cache dirty status bit.</li> <li>Clean and invalidate data cache, using a recursive model that uses the cache dirty status bit.</li> </ul>	

All other values are reserved.

In Armv8-A, the only permitted value is 0b0000.

#### L1UniSW, bits [15:12]

Level 1 Unified cache by Set/Way. Indicates the supported Level 1 cache line maintenance operations by set/way, for a unified cache implementation. Defined values are:

L1UniSW	Meaning	
0b0000	None supported.	
0b0001	Supported Level 1 unified cache line maintenance operations by set/way are:	
	<ul> <li>Clean cache line by set/ way.</li> </ul>	
0b0010	As for 0b0001, and adds:	
	<ul> <li>Clean and invalidate cache line by set/way.</li> </ul>	
0b0011	As for 0b0010, and adds:	
	<ul> <li>Invalidate cache line by set/way.</li> </ul>	

All other values are reserved.

In Armv8-A, the only permitted value is 0b0000.

#### L1HvdSW, bits [11:8]

Level 1 Harvard cache by Set/Way. Indicates the supported Level 1 cache line maintenance operations by set/way, for a Harvard cache implementation. Defined values are:

L1HvdSW	Meaning
0b0000	None supported.
0b0001	Supported Level 1 Harvard cache line maintenance operations by set/way are:
	<ul> <li>Clean data cache line by set/way.</li> <li>Clean and invalidate data cache line by set/ way.</li> </ul>

0b0010	As for 0b0001, and adds:	
	<ul> <li>Invalidate data cache line by set/way.</li> </ul>	
0b0011	As for 0b0010, and adds:	
	<ul> <li>Invalidate instruction cache line by set/way.</li> </ul>	

All other values are reserved.

In Armv8-A, the only permitted value is 0b0000.

#### L1UniVA, bits [7:4]

Level 1 Unified cache by Virtual Address. Indicates the supported Level 1 cache line maintenance operations by VA, for a unified cache implementation. Defined values are:

-		
L1UniVA	Meaning	
0b0000	None supported.	
0b0001	Supported Level 1 unified cache line maintenance operations by VA are:	
	<ul> <li>Clean cache line by VA.</li> <li>Invalidate cache line by VA.</li> <li>Clean and invalidate cache line by VA.</li> </ul>	
0b0010	As for 0b0001, and adds:	
	<ul> <li>Invalidate branch predictor by VA, if branch predictor is implemented.</li> </ul>	

All other values are reserved.

In Armv8-A, the only permitted value is 0b0000.

#### L1HvdVA, bits [3:0]

Level 1 Harvard cache by Virtual Address. Indicates the supported Level 1 cache line maintenance operations by VA, for a Harvard cache implementation. Defined values are:

L1HvdVA	Meaning	

None supported.

Supported Level 1 Harvard cache line maintenance operations by VA are:

- Clean data cache line by VA.
- Invalidate data cache line by VA.
- Clean and invalidate data cache line by VA.
- Clean instruction cache line by VA.

0b0010 As for 0b0001, and adds:

 Invalidate branch predictor by VA, if branch predictor is implemented.

All other values are reserved.

In Armv8-A, the only permitted value is 0b0000.

#### Otherwise:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

05 02 01 00 59 50 57 50 55 54 55 52 51 50 49 40 47 40 45 44 45 42 41 40 59 50 57 50 55 54 55 52
IINKNOWN
UNKNOWN
LINICALOMAN
UNKNOWN

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### Bits [63:0]

Reserved, unknown.

# Accessing ID\_MMFR1\_EL1

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, ID\_MMFR1\_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0001	0b101

```
if IsFeatureImplemented(FEAT IDST) then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID\_MMFR1\_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ID\_MMFR1\_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID\_MMFR1\_EL1;
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions

Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.