AArch64 Instructions Index by Encoding

External Registers

# **AMEVTYPER0<n>\_EL0, Activity Monitors Event Type Registers 0, n = 0 - 3**

The AMEVTYPER0<n> EL0 characteristics are:

### **Purpose**

Provides information on the events that an architected activity monitor event counter AMEVCNTRO<n> EL0 counts.

## **Configuration**

AArch64 System register AMEVTYPER0<n>\_EL0 bits [31:0] are architecturally mapped to AArch32 System register AMEVTYPER0<n>[31:0].

AArch64 System register AMEVTYPER0<n>\_EL0 bits [31:0] are architecturally mapped to External register <u>AMEVTYPER0<n>[31:0]</u>.

This register is present only when FEAT\_AMUv1 is implemented. Otherwise, direct accesses to AMEVTYPER0<n> EL0 are undefined.

#### **Attributes**

AMEVTYPER0<n> EL0 is a 64-bit register.

#### **Field descriptions**

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

05 02 02 00 00 00 00 00 00 00 00 00 00 00	.,					
RES0						
RES0	evtCount					
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					

Bits [63:16]

Reserved, res0.

#### evtCount, bits [15:0]

Event to count. The event number of the event that is counted by the architected activity monitor event counter <u>AMEVCNTRO<n>\_ELO</u>. The value of this field is architecturally mandated for each architected counter.

The following table shows the mapping between required event numbers and the corresponding counters:

evtCount	Meaning	Applies when
0x0011	Processor	When n
	frequency cycles	== 0
0x4004	Constant	When n
	frequency cycles	== 1
0x0008	Instructions	When n
	retired	== 2
0x4005	Memory stall	When n
	cycles	== 3

## Accessing AMEVTYPER0<n>\_EL0

If <n> is greater than or equal to the number of architected activity monitor event counters, reads and writes of AMEVTYPER0<n>\_EL0 are undefined.

#### Note

<u>AMCGCR\_ELO</u>.CG0NC identifies the number of architected activity monitor event counters.

Accesses to this register use the following encodings in the System register encoding space:

MRS 
$$<$$
Xt $>$ , AMEVTYPER0 $<$ m $>_EL0$ ; Where m = 0-3

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b011:m[3]	m[2:0]

```
AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMEVTYPER0 EL0[m];
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && CPTR EL3.TAM == '1' then
        UNDEFINED;
    elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMEVTYPERO_ELO[m];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR EL3.TAM == '1' then
        UNDEFINED:
    elsif HaveEL(EL3) && CPTR EL3.TAM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED:
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        X[t, 64] = AMEVTYPERO_ELO[m];
elsif PSTATE.EL == EL3 then
    X[t, 64] = AMEVTYPERO ELO[m];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.