

## External register index by offset

Below are indexes for external registers in the following blocks:

- [AMU](#)
- [CTI](#)
- [Debug](#)
- [ETE](#)
- [GIC CPU interface](#)
- [GIC Distributor](#)
- [GIC ITS control](#)
- [GIC ITS translation](#)
- [GIC Redistributor](#)
- [GIC Virtual CPU interface](#)
- [GIC Virtual interface control](#)
- [MPAM](#)
- [PMU](#)
- [RAS](#)
- [TRBE](#)
- [Timer](#)

### In the AMU block:

Offset	Name	Description	Access	
$0x000 + (8 * n)$	<a href="#">AMEVCNTR0&lt;n&gt;[31:0]</a>	Activity Monitors Event Counter Registers 0	RO	-
$0x004 + (8 * n)$	<a href="#">AMEVCNTR0&lt;n&gt;[63:32]</a>	Activity Monitors Event Counter Registers 0	RO	-
$0x100 + (8 * n)$	<a href="#">AMEVCNTR1&lt;n&gt;[31:0]</a>	Activity Monitors Event Counter Registers 1	RO	-
$0x104 + (8 * n)$	<a href="#">AMEVCNTR1&lt;n&gt;[63:32]</a>	Activity Monitors Event Counter Registers 1	RO	-
$0x400 + (4 * n)$	<a href="#">AMEVTYPER0&lt;n&gt;</a>	Activity Monitors Event Type Registers 0	RO	-

Offset	Name	Description	Access	
0x480 + (4 * n)	<a href="#">AMEVTYPER1&lt;n&gt;</a>	Activity Monitors Event Type Registers 1	RO	-
0xC00	<a href="#">AMCNTENSET0</a>	Activity Monitors Count Enable Set Register 0	RO	-
0xC04	<a href="#">AMCNTENSET1</a>	Activity Monitors Count Enable Set Register 1	RO	-
0xC20	<a href="#">AMCNTENCLR0</a>	Activity Monitors Count Enable Clear Register 0	RO	-
0xC24	<a href="#">AMCNTENCLR1</a>	Activity Monitors Count Enable Clear Register 1	RO	-
0xCE0	<a href="#">AMCGCR</a>	Activity Monitors Counter Group Configuration Register	RO	-
0xE00	<a href="#">AMCFGR</a>	Activity Monitors Configuration Register	RO	-
0xE04	<a href="#">AMCR</a>	Activity Monitors Control Register	RO	-
0xE08	<a href="#">AMIIDR</a>	Activity Monitors Implementation Identification Register	RO	-
0xFA8	<a href="#">AMDEVAFF0</a>	Activity Monitors Device Affinity Register 0	RO	-
0xFAC	<a href="#">AMDEVAFF1</a>	Activity Monitors Device Affinity Register 1	RO	-

Offset	Name	Description	Access	
0xFBC	<a href="#">AMDEVARCH</a>	Activity Monitors Device Architecture Register	RO	-
0xFCC	<a href="#">AMDEVTYPE</a>	Activity Monitors Device Type Register	RO	-
0xFD0	<a href="#">AMPIDR4</a>	Activity Monitors Peripheral Identification Register 4	RO	-
0xFE0	<a href="#">AMPIDR0</a>	Activity Monitors Peripheral Identification Register 0	RO	-
0xFE4	<a href="#">AMPIDR1</a>	Activity Monitors Peripheral Identification Register 1	RO	-
0xFE8	<a href="#">AMPIDR2</a>	Activity Monitors Peripheral Identification Register 2	RO	-
0xFEC	<a href="#">AMPIDR3</a>	Activity Monitors Peripheral Identification Register 3	RO	-
0xFF0	<a href="#">AMCIDR0</a>	Activity Monitors Component Identification Register 0	RO	-
0xFF4	<a href="#">AMCIDR1</a>	Activity Monitors Component Identification Register 1	RO	-
0xFF8	<a href="#">AMCIDR2</a>	Activity Monitors Component Identification Register 2	RO	-

Offset	Name	Description	Access	
0xFFC	<a href="#">AMCIDR3</a>	Activity Monitors Component Identification Register 3	RO	-

### In the CTI block:

Offset	Name	Description	Access	
0x000	<a href="#">CTICONTROL</a>	CTI Control register	RW	-
0x010	<a href="#">CTIINTACK</a>	CTI Output Trigger Acknowledge register	WO	-
0x014	<a href="#">CTIAPPSET</a>	CTI Application Trigger Set register	RW	-
0x018	<a href="#">CTIAPPCLEAR</a>	CTI Application Trigger Clear register	WO	-
0x01C	<a href="#">CTIAPPULSE</a>	CTI Application Pulse register	WO	-
0x020 + (4 * n)	<a href="#">CTIINEN&lt;n&gt;</a>	CTI Input Trigger to Output Channel Enable registers	RW	-
0x0A0 + (4 * n)	<a href="#">CTIOUTEN&lt;n&gt;</a>	CTI Input Channel to Output Trigger Enable registers	RW	-
0x130	<a href="#">CTITRIGINSTATUS</a>	CTI Trigger In Status register	RO	-
0x134	<a href="#">CTITRIGOUTSTATUS</a>	CTI Trigger Out Status register	RO	-
0x138	<a href="#">CTICHINSTATUS</a>	CTI Channel In Status register	RO	-

Offset	Name	Description	Access	
0x13C	<a href="#">CTICHOUTSTATUS</a>	CTI Channel Out Status register	RO	-
0x140	<a href="#">CTIGATE</a>	CTI Channel Gate Enable register	RW	-
0x144	<a href="#">ASICCTL</a>	CTI External Multiplexer Control register	RO	-
0x150	<a href="#">CTIDEVCTL</a>	CTI Device Control register	RW	-
0xF00	<a href="#">CTIITCTRL</a>	CTI Integration mode Control register	RW	-
0xFA0	<a href="#">CTICLAIMSET</a>	CTI CLAIM Tag Set register	RW	-
0xFA4	<a href="#">CTICLAIMCLR</a>	CTI CLAIM Tag Clear register	RW	-
0xFA8	<a href="#">CTIDEVAFF0</a>	CTI Device Affinity register 0	RO	-
0xFAC	<a href="#">CTIDEVAFF1</a>	CTI Device Affinity register 1	RO	-
0xFB0	<a href="#">CTILAR</a>	CTI Lock Access Register	WO	-
0xFB4	<a href="#">CTILSR</a>	CTI Lock Status Register	RO	-
0xFB8	<a href="#">CTIAUTHSTATUS</a>	CTI Authentication Status register	RO	-
0xFBC	<a href="#">CTIDEVARCH</a>	CTI Device Architecture register	RO	-
0xFC0	<a href="#">CTIDEVID2</a>	CTI Device ID register 2	RO	-
0xFC4	<a href="#">CTIDEVID1</a>	CTI Device ID register 1	RO	-
0xFC8	<a href="#">CTIDEVID</a>	CTI Device ID register 0	RO	-

Offset	Name	Description	Access	
0xFCC	<a href="#">CTIDEVTYPE</a>	CTI Device Type register	RO	-
0xFD0	<a href="#">CTIPIDR4</a>	CTI Peripheral Identification Register 4	RO	-
0xFE0	<a href="#">CTIPIDR0</a>	CTI Peripheral Identification Register 0	RO	-
0xFE4	<a href="#">CTIPIDR1</a>	CTI Peripheral Identification Register 1	RO	-
0xFE8	<a href="#">CTIPIDR2</a>	CTI Peripheral Identification Register 2	RO	-
0xFEC	<a href="#">CTIPIDR3</a>	CTI Peripheral Identification Register 3	RO	-
0xFF0	<a href="#">CTICIDR0</a>	CTI Component Identification Register 0	RO	-
0xFF4	<a href="#">CTICIDR1</a>	CTI Component Identification Register 1	RO	-
0xFF8	<a href="#">CTICIDR2</a>	CTI Component Identification Register 2	RO	-
0xFFC	<a href="#">CTICIDR3</a>	CTI Component Identification Register 3	RO	-

### In the Debug block:

Offset	Name	Description	Access	
0x020	<a href="#">EDES</a>	External Debug Event Status Register	RW	-
0x024	<a href="#">EDECR</a>	External Debug Execution Control Register	RW	-

Offset	Name	Description	Access	
0x028	<a href="#">EDSCR2</a>	External Debug Status and Control Register 2	RW	-
0x030	<a href="#">EDWAR[31:0]</a>	External Debug Watchpoint Address Register	RO	-
0x034	<a href="#">EDWAR[63:32]</a>	External Debug Watchpoint Address Register	RO	-
0x038	<a href="#">EDHSR</a>	External Debug Halting Syndrome Register	RO	-
0x080	<a href="#">DBGDTRRX_EL0</a>	Debug Data Transfer Register, Receive	RW	-
0x084	<a href="#">EDITR</a>	External Debug Instruction Transfer Register	WO	-
0x088	<a href="#">EDSCR</a>	External Debug Status and Control Register	RW	-
0x08C	<a href="#">DBGDTRTX_EL0</a>	Debug Data Transfer Register, Transmit	RW	-
0x090	<a href="#">EDRCR</a>	External Debug Reserve Control Register	WO	-
0x094	<a href="#">EDACR</a>	External Debug Auxiliary Control Register	RW	-

Offset	Name	Description	Access	
0x098	<a href="#">EDECCR</a>	External Debug Exception Catch Control Register	RW	-
0x0A0	<a href="#">EDPCSR[31:0]</a>	External Debug Program Counter Sample Register	RO	-
0x0A4	<a href="#">EDCIDS</a>	External Debug Context ID Sample Register	RO	-
0x0A8	<a href="#">EDVIDSR</a>	External Debug Virtual Context Sample Register	RO	-
0x0AC	<a href="#">EDPCSR[63:32]</a>	External Debug Program Counter Sample Register	RO	-
0x300	<a href="#">OSLAR_EL1</a>	OS Lock Access Register	WO	-
0x310	<a href="#">EDPRCR</a>	External Debug Power/Reset Control Register	RW	-
0x314	<a href="#">EDPRSR</a>	External Debug Processor Status Register	RO	-
0x400 + (16 * n)	<a href="#">DBGBVR&lt;n&gt;_EL1[63:0]</a>	Debug Breakpoint Value Registers	RW	-
0x408 + (16 * n)	<a href="#">DBGBCR&lt;n&gt;_EL1</a>	Debug Breakpoint Control Registers	RW	-



Offset	Name	Description	Access	
0x800 + (16 * n)	<a href="#">DBGWVR&lt;n&gt;_EL1[63:0]</a>	Debug Watchpoint Value Registers	RW	-
0x808 + (16 * n)	<a href="#">DBGWCR&lt;n&gt;_EL1</a>	Debug Watchpoint Control Registers	RW	-
0xD00	<a href="#">MIDR_EL1</a>	Main ID Register	RO	-
0xD20	<a href="#">EDPFR[31:0]</a>	External Debug Processor Feature Register	RO	-
0xD24	<a href="#">EDPFR[63:32]</a>	External Debug Processor Feature Register	RO	-
0xD28	<a href="#">EDDFR[31:0]</a>	External Debug Feature Register	RO	-
0xD2C	<a href="#">EDDFR[63:32]</a>	External Debug Feature Register	RO	-
0xD48	<a href="#">EDDFR1[31:0]</a>	External Debug Feature Register 1	RO	-
0xD4C	<a href="#">EDDFR1[63:32]</a>	External Debug Feature Register 1	RO	-
0xD60	<a href="#">EDAA32PFR</a>	External Debug Auxiliary Processor Feature Register	RO	-
0xF00	<a href="#">EDITCTRL</a>	External Debug Integration mode Control register	RW	-

Offset	Name	Description	Access	
0xFA0	<a href="#">DBGCLAIMSET_EL1</a>	Debug CLAIM Tag Set Register	RW	-
0xFA4	<a href="#">DBGCLAIMCLR_EL1</a>	Debug CLAIM Tag Clear Register	RW	-
0xFA8	<a href="#">EDDEVAFF0</a>	External Debug Device Affinity register 0	RO	-
0xFAC	<a href="#">EDDEVAFF1</a>	External Debug Device Affinity register 1	RO	-
0xFB0	<a href="#">EDLAR</a>	External Debug Lock Access Register	WO	-
0xFB4	<a href="#">EDLSR</a>	External Debug Lock Status Register	RO	-
0xFB8	<a href="#">DBGAUTHSTATUS_EL1</a>	Debug Authentication Status Register	RO	-
0xFBC	<a href="#">EDDEVARCH</a>	External Debug Device Architecture register	RO	-
0xFC0	<a href="#">EDDEVID2</a>	External Debug Device ID register 2	RO	-
0xFC4	<a href="#">EDDEVID1</a>	External Debug Device ID register 1	RO	-
0xFC8	<a href="#">EDDEVID</a>	External Debug Device ID register 0	RO	-
0xFCC	<a href="#">EDDEVTYPE</a>	External Debug Device Type register	RO	-
0xFD0	<a href="#">EDPIDR4</a>	External Debug Peripheral Identification Register 4	RO	-

Offset	Name	Description	Access	
0xFE0	<a href="#">EDPIDR0</a>	External Debug Peripheral Identification Register 0	RO	-
0xFE4	<a href="#">EDPIDR1</a>	External Debug Peripheral Identification Register 1	RO	-
0xFE8	<a href="#">EDPIDR2</a>	External Debug Peripheral Identification Register 2	RO	-
0xFEC	<a href="#">EDPIDR3</a>	External Debug Peripheral Identification Register 3	RO	-
0xFF0	<a href="#">EDCIDR0</a>	External Debug Component Identification Register 0	RO	-
0xFF4	<a href="#">EDCIDR1</a>	External Debug Component Identification Register 1	RO	-
0xFF8	<a href="#">EDCIDR2</a>	External Debug Component Identification Register 2	RO	-
0xFFC	<a href="#">EDCIDR3</a>	External Debug Component Identification Register 3	RO	-

### In the ETE block:

Offset	Name	Description	Access	
0x004	<a href="#">TRCPRGCTLR</a>	Programming Control Register	RW	-
0x00C	<a href="#">TRCSTATR</a>	Trace Status Register	RO	-

Offset	Name	Description	Access	
0x010	<a href="#">TRCCONFIGR</a>	Trace Configuration Register	RW	-
0x018	<a href="#">TRCAUXCTLR</a>	Auxiliary Control Register	RW	-
0x020	<a href="#">TRCEVENTCTL0R</a>	Event Control 0 Register	RW	-
0x024	<a href="#">TRCEVENTCTL1R</a>	Event Control 1 Register	RW	-
0x028	<a href="#">TRCRSR</a>	Resources Status Register	RW	-
0x02C	<a href="#">TRCSTALLCTLR</a>	Stall Control Register	RW	-
0x030	<a href="#">TRCTSCTLR</a>	Timestamp Control Register	RW	-
0x034	<a href="#">TRCSYNCPR</a>	Synchronization Period Register	RW	-
0x038	<a href="#">TRCCCCTLR</a>	Cycle Count Control Register	RW	-
0x03C	<a href="#">TRCBBCTLR</a>	Branch Broadcast Control Register	RW	-
0x040	<a href="#">TRCTRACEIDR</a>	Trace ID Register	RW	-
0x044	<a href="#">TRCQCTLR</a>	Q Element Control Register	RW	-
0x048	<a href="#">TRCITEEDCR</a>	Instrumentation Trace Extension External Debug Control Register	RW	-
0x080	<a href="#">TRCVICTLR</a>	ViewInst Main Control Register	RW	-
0x084	<a href="#">TRCVIIECTLR</a>	ViewInst Include/Exclude Control Register	RW	-
0x088	<a href="#">TRCVISSCTLR</a>	ViewInst Start/Stop Control Register	RW	-

Offset	Name	Description	Access	
0x08C	<a href="#">TRCVIPCSSCTLR</a>	ViewInst Start/ Stop PE Comparator Control Register	RW	-
0x100 + (4 * n)	<a href="#">TRCSEQEVR&lt;n&gt;</a>	Sequencer State Transition Control Register <n>	RW	-
0x118	<a href="#">TRCSEQRSTEVR</a>	Sequencer Reset Control Register	RW	-
0x11C	<a href="#">TRCSEQSTR</a>	Sequencer State Register	RW	-
0x120 + (4 * n)	<a href="#">TRCEXTINSELR&lt;n&gt;</a>	External Input Select Register <n>	RW	-
0x140 + (4 * n)	<a href="#">TRCCNTRL DVR&lt;n&gt;</a>	Counter Reload Value Register <n>	RW	-
0x150 + (4 * n)	<a href="#">TRCCNTCTLR&lt;n&gt;</a>	Counter Control Register <n>	RW	-
0x160 + (4 * n)	<a href="#">TRCCNTVR&lt;n&gt;</a>	Counter Value Register <n>	RW	-
0x180	<a href="#">TRCIDR8</a>	ID Register 8	RO	-
0x184	<a href="#">TRCIDR9</a>	ID Register 9	RO	-
0x188	<a href="#">TRCIDR10</a>	ID Register 10	RO	-
0x18C	<a href="#">TRCIDR11</a>	ID Register 11	RO	-
0x190	<a href="#">TRCIDR12</a>	ID Register 12	RO	-
0x194	<a href="#">TRCIDR13</a>	ID Register 13	RO	-
0x1C0	<a href="#">TRCIMSPEC0</a>	IMP DEF Register 0	RW	-
0x1C0 + (4 * n)	<a href="#">TRCIMSPEC&lt;n&gt;</a>	IMP DEF Register <n>	RW	-
0x1E0	<a href="#">TRCIDR0</a>	ID Register 0	RO	-
0x1E4	<a href="#">TRCIDR1</a>	ID Register 1	RO	-
0x1E8	<a href="#">TRCIDR2</a>	ID Register 2	RO	-
0x1EC	<a href="#">TRCIDR3</a>	ID Register 3	RO	-
0x1F0	<a href="#">TRCIDR4</a>	ID Register 4	RO	-
0x1F4	<a href="#">TRCIDR5</a>	ID Register 5	RO	-
0x1F8	<a href="#">TRCIDR6</a>	ID Register 6	RO	-
0x1FC	<a href="#">TRCIDR7</a>	ID Register 7	RO	-

Offset	Name	Description	Access	
0x200 + (4 * n)	<a href="#"><u>TRCRSCTLR&lt;n&gt;</u></a>	Resource Selection Control Register <n>	RW	-
0x280 + (4 * n)	<a href="#"><u>TRCSSCCR&lt;n&gt;</u></a>	Single-shot Comparator Control Register <n>	RW	-
0x2A0 + (4 * n)	<a href="#"><u>TRCSSCSR&lt;n&gt;</u></a>	Single-shot Comparator Control Status Register <n>	RW	-
0x2C0 + (4 * n)	<a href="#"><u>TRCSSPCICR&lt;n&gt;</u></a>	Single-shot Processing Element Comparator Input Control Register <n>	RW	-
0x304	<a href="#"><u>TRCOSLSR</u></a>	Trace OS Lock Status Register	RO	-
0x310	<a href="#"><u>TRCPDCR</u></a>	PowerDown Control Register	RW	-
0x314	<a href="#"><u>TRCPDSR</u></a>	PowerDown Status Register	RO	-
0x400 + (8 * n)	<a href="#"><u>TRCACVR&lt;n&gt;</u></a>	Address Comparator Value Register <n>	RW	-
0x480 + (8 * n)	<a href="#"><u>TRCACATR&lt;n&gt;</u></a>	Address Comparator Access Type Register <n>	RW	-
0x600 + (8 * n)	<a href="#"><u>TRCCIDCVR&lt;n&gt;</u></a>	Context Identifier Comparator Value Registers <n>	RW	-
0x640 + (8 * n)	<a href="#"><u>TRCVMIDCVR&lt;n&gt;</u></a>	Virtual Context Identifier Comparator Value Register <n>	RW	-
0x680	<a href="#"><u>TRCCIDCCTLRO</u></a>	Context Identifier Comparator Control Register 0	RW	-

Offset	Name	Description	Access	
0x684	<a href="#">TRCCIDCCTLR1</a>	Context Identifier Comparator Control Register 1	RW	-
0x688	<a href="#">TRCVMIDCCTLR0</a>	Virtual Context Identifier Comparator Control Register 0	RW	-
0x68C	<a href="#">TRCVMIDCCTLR1</a>	Virtual Context Identifier Comparator Control Register 1	RW	-
0xF00	<a href="#">TRCITCTRL</a>	Integration Mode Control Register	RW	-
0xFA0	<a href="#">TRCCLAIMSET</a>	Claim Tag Set Register	RW	-
0xFA4	<a href="#">TRCCLAIMCLR</a>	Claim Tag Clear Register	RW	-
0xFA8	<a href="#">TRCDEVAFF</a>	Device Affinity Register	RO	-
0xFB0	<a href="#">TRCLAR</a>	Lock Access Register	WO	-
0xFB4	<a href="#">TRCLSR</a>	Lock Status Register	RO	-
0xFB8	<a href="#">TRCAUTHSTATUS</a>	Authentication Status Register	RO	-
0xFBC	<a href="#">TRCDEVARCH</a>	Device Architecture Register	RO	-
0xFC0	<a href="#">TRCDEVID2</a>	Device Configuration Register 2	RO	-
0xFC4	<a href="#">TRCDEVID1</a>	Device Configuration Register 1	RO	-
0xFC8	<a href="#">TRCDEVID</a>	Device Configuration Register	RO	-
0xFCC	<a href="#">TRCDEVTYPE</a>	Device Type Register	RO	-
0xFD0	<a href="#">TRCPIDR4</a>	Peripheral Identification Register 4	RO	-

Offset	Name	Description	Access	
0xFD4	<a href="#">TRCPIDR5</a>	Peripheral Identification Register 5	RO	-
0xFD8	<a href="#">TRCPIDR6</a>	Peripheral Identification Register 6	RO	-
0xFDC	<a href="#">TRCPIDR7</a>	Peripheral Identification Register 7	RO	-
0xFE0	<a href="#">TRCPIDR0</a>	Peripheral Identification Register 0	RO	-
0xFE4	<a href="#">TRCPIDR1</a>	Peripheral Identification Register 1	RO	-
0xFE8	<a href="#">TRCPIDR2</a>	Peripheral Identification Register 2	RO	-
0xFEC	<a href="#">TRCPIDR3</a>	Peripheral Identification Register 3	RO	-
0xFF0	<a href="#">TRCCIDR0</a>	Component Identification Register 0	RO	-
0xFF4	<a href="#">TRCCIDR1</a>	Component Identification Register 1	RO	-
0xFF8	<a href="#">TRCCIDR2</a>	Component Identification Register 2	RO	-
0xFFC	<a href="#">TRCCIDR3</a>	Component Identification Register 3	RO	-

### In the GIC CPU interface block:

Offset	Name	Description	Access	
0x0000	<a href="#">GICC_CTLR</a>	CPU Interface Control Register	RW	-
0x0004	<a href="#">GICC_PMR</a>	CPU Interface Priority Mask Register	RW	-



Offset	Name	Description	Access	
0x0008	<a href="#">GICC_BPR</a>	CPU Interface Binary Point Register	RW	-
0x000C	<a href="#">GICC_IAR</a>	CPU Interface Interrupt Acknowledge Register	RO	-
0x0010	<a href="#">GICC_EOIR</a>	CPU Interface End Of Interrupt Register	WO	-
0x0014	<a href="#">GICC_RPR</a>	CPU Interface Running Priority Register	RO	-
0x0018	<a href="#">GICC_HPPIR</a>	CPU Interface Highest Priority Pending Interrupt Register	RO	-
0x001C	<a href="#">GICC_ABPR</a>	CPU Interface Aliased Binary Point Register	RW	-
0x0020	<a href="#">GICC_AIAR</a>	CPU Interface Aliased Interrupt Acknowledge Register	RO	-
0x0024	<a href="#">GICC_AEOIR</a>	CPU Interface Aliased End Of Interrupt Register	WO	-

Offset	Name	Description	Access	
0x0028	<a href="#">GICC_AHPPIR</a>	CPU Interface Aliased Highest Priority Pending Interrupt Register	RO	-
0x002C	<a href="#">GICC_STATUSR</a>	CPU Interface Status Register	RW	-
0x002C	<a href="#">GICC_STATUSR</a>	CPU Interface Status Register	RW	-
0x00D0 + (4 * n)	<a href="#">GICC_APR&lt;n&gt;</a>	CPU Interface Active Priorities Registers	RW	-
0x00E0 + (4 * n)	<a href="#">GICC_NSAPR&lt;n&gt;</a>	CPU Interface Non-secure Active Priorities Registers	RW	-
0x00FC	<a href="#">GICC_IIDR</a>	CPU Interface Identification Register	RO	-
0x1000	<a href="#">GICC_DIR</a>	CPU Interface Deactivate Interrupt Register	WO	-

**In the GIC Distributor block:**

**In the Dist\_base block:**

Offset	Name	Description	Access
0x0000	<a href="#">GICD_CTLR</a>	Distributor Control Register	RW
0x0004	<a href="#">GICD_TYPER</a>	Interrupt Controller Type Register	RO

Offset	Name	Description	Access
0x0008	<a href="#">GICD_IIDR</a>	Distributor Implementer Identification Register	RO
0x000C	<a href="#">GICD_TYPER2</a>	Interrupt Controller Type Register 2	RO
0x0010	<a href="#">GICD_STATUSR</a>	Error Reporting Status Register	RW
0x0010	<a href="#">GICD_STATUSR</a>	Error Reporting Status Register	RW
0x0040	<a href="#">GICD_SETSPI_NSR</a>	Set Non-secure SPI Pending Register	WO
0x0048	<a href="#">GICD_CLRSPI_NSR</a>	Clear Non-secure SPI Pending Register	WO
0x0050	<a href="#">GICD_SETSPI_SR</a>	Set Secure SPI Pending Register	WO
0x0058	<a href="#">GICD_CLRSPI_SR</a>	Clear Secure SPI Pending Register	WO
0x0080 + (4 * n)	<a href="#">GICD_IGROUPR&lt;n&gt;</a>	Interrupt Group Registers	RW
0x0100 + (4 * n)	<a href="#">GICD_ISENBALER&lt;n&gt;</a>	Interrupt Set-Enable Registers	RW
0x0180 + (4 * n)	<a href="#">GICD_ICENABLER&lt;n&gt;</a>	Interrupt Clear-Enable Registers	RW
0x0200 + (4 * n)	<a href="#">GICD_ISPENDR&lt;n&gt;</a>	Interrupt Set-Pending Registers	RW
0x0280 + (4 * n)	<a href="#">GICD_ICPENDR&lt;n&gt;</a>	Interrupt Clear-Pending Registers	RW
0x0300 + (4 * n)	<a href="#">GICD_ISACTIVER&lt;n&gt;</a>	Interrupt Set-Active Registers	RW

Offset	Name	Description	Access
$0x0380 + (4 * n)$	<a href="#"><u>GICD_ICACTIVER&lt;n&gt;</u></a>	Interrupt Clear-Active Registers	RW
$0x0400 + (4 * n)$	<a href="#"><u>GICD_IPRIORITYR&lt;n&gt;</u></a>	Interrupt Priority Registers	RW
$0x0800 + (4 * n)$	<a href="#"><u>GICD_ITARGETSR&lt;n&gt;</u></a>	Interrupt Processor Targets Registers	RW
$0x0C00 + (4 * n)$	<a href="#"><u>GICD_ICFGR&lt;n&gt;</u></a>	Interrupt Configuration Registers	RW
$0x0D00 + (4 * n)$	<a href="#"><u>GICD_IGRPMODR&lt;n&gt;</u></a>	Interrupt Group Modifier Registers	RW
$0x0E00 + (4 * n)$	<a href="#"><u>GICD_NSACR&lt;n&gt;</u></a>	Non-secure Access Control Registers	RW
0x0F00	<a href="#"><u>GICD_SGIR</u></a>	Software Generated Interrupt Register	WO
$0x0F10 + (4 * n)$	<a href="#"><u>GICD_CPENDSGIR&lt;n&gt;</u></a>	SGI Clear-Pending Registers	RW
$0x0F20 + (4 * n)$	<a href="#"><u>GICD_SPENDSGIR&lt;n&gt;</u></a>	SGI Set-Pending Registers	RW
$0x0F80 + (4 * n)$	<a href="#"><u>GICD_INMIR&lt;n&gt;</u></a>	Non-maskable Interrupt Registers, x = 0 to 31	RW
$0x1000 + (4 * n)$	<a href="#"><u>GICD_IGROUPR&lt;n&gt;E</u></a>	Interrupt Group Registers (extended SPI range)	RW
$0x1200 + (4 * n)$	<a href="#"><u>GICD_ISENABLER&lt;n&gt;E</u></a>	Interrupt Set-Enable Registers	RW
$0x1400 + (4 * n)$	<a href="#"><u>GICD_ICENABLER&lt;n&gt;E</u></a>	Interrupt Clear-Enable Registers	RW

Offset	Name	Description	Access
0x1600 + (4 * n)	<a href="#"><u>GICD_ISPENDR&lt;n&gt;E</u></a>	Interrupt Set-Pending Registers (extended SPI range)	RW
0x1800 + (4 * n)	<a href="#"><u>GICD_ICPENDR&lt;n&gt;E</u></a>	Interrupt Clear-Pending Registers (extended SPI range)	RW
0x1A00 + (4 * n)	<a href="#"><u>GICD_ISACTIVER&lt;n&gt;E</u></a>	Interrupt Set-Active Registers (extended SPI range)	RW
0x1C00 + (4 * n)	<a href="#"><u>GICD_ICACTIVER&lt;n&gt;E</u></a>	Interrupt Clear-Active Registers (extended SPI range)	RW
0x2000 + (4 * n)	<a href="#"><u>GICD_IPRIORITYR&lt;n&gt;E</u></a>	Holds the priority of the corresponding interrupt for each extended SPI supported by the GIC.	RW
0x3000 + (4 * n)	<a href="#"><u>GICD_ICFGR&lt;n&gt;E</u></a>	Interrupt Configuration Registers (Extended SPI Range)	RW
0x3400 + (4 * n)	<a href="#"><u>GICD_IGRPMODR&lt;n&gt;E</u></a>	Interrupt Group Modifier Registers (extended SPI range)	RW
0x3600 + (4 * n)	<a href="#"><u>GICD_NSACR&lt;n&gt;E</u></a>	Non-secure Access Control Registers	RW
0x3B00 + (4 * n)	<a href="#"><u>GICD_INMIR&lt;n&gt;E</u></a>	Non-maskable Interrupt Registers for Extended SPIs, x = 0 to 31	RW

Offset	Name	Description	Access
$0x6000 + (8 * n)$	<a href="#"><u>GICD_IROUTER&lt;n&gt;</u></a>	Interrupt Routing Registers	RW
$0x8000 + (8 * n)$	<a href="#"><u>GICD_IROUTER&lt;n&gt;E</u></a>	Interrupt Routing Registers (Extended SPI Range)	RW

### In the MSI\_base block:

Offset	Name	Description	Access
0x0004	<a href="#"><u>GICM_TYPER</u></a>	Distributor MSI Type Register	RO
0x0040	<a href="#"><u>GICM_SETSPI_NSR</u></a>	Set Non-secure SPI Pending Register	WO
0x0048	<a href="#"><u>GICM_CLRSPI_NSR</u></a>	Clear Non-secure SPI Pending Register	WO
0x0050	<a href="#"><u>GICM_SETSPI_SR</u></a>	Set Secure SPI Pending Register	WO
0x0058	<a href="#"><u>GICM_CLRSPI_SR</u></a>	Clear Secure SPI Pending Register	WO
0x0FCC	<a href="#"><u>GICM_IIDR</u></a>	Distributor Implementer Identification Register	RO

### In the GIC ITS control block:

Offset	Name	Description	Access	
0x0000	<a href="#"><u>GITS_CTLR</u></a>	ITS Control Register	RW	-
0x0004	<a href="#"><u>GITS_IIDR</u></a>	ITS Identification Register	RO	-
0x0008	<a href="#"><u>GITS_TYPER</u></a>	ITS Type Register	RO	-
0x0010	<a href="#"><u>GITS_MPAMIDR</u></a>	Report maximum PARTID and PMG Register	RO	-
0x0014	<a href="#"><u>GITS_PARTIDR</u></a>	Set PARTID and PMG Register	RW	-
0x0018	<a href="#"><u>GITS_MPIDR</u></a>	Report ITS's affinity.	RO	-

Offset	Name	Description	Access	
0x0040	<a href="#">GITS_STATUSR</a>	ITS Error Reporting Status Register	RW	-
0x0048	<a href="#">GITS_UMSIR</a>	ITS Unmapped MSI register	RO	-
0x0080	<a href="#">GITS_CBASER</a>	ITS Command Queue Descriptor	RW	-
0x0088	<a href="#">GITS_CWRITER</a>	ITS Write Register	RW	-
0x0090	<a href="#">GITS_CREADR</a>	ITS Read Register	RO	-
0x0100 + (8 * n)	<a href="#">GITS_BASER&lt;n&gt;</a>	ITS Translation Table Descriptors	RW	-
0x20020	<a href="#">GITS_SGIR</a>	ITS SGI Register	WO	-

### In the GIC ITS translation block:

Offset	Name	Description	Access	
0x0040	<a href="#">GITS_TRANSLATER</a>	ITS Translation Register	WO	-

### In the GIC Redistributor block:

### In the RD\_base block:

Offset	Name	Description	Access
0x0000	<a href="#">GICR_CTLR</a>	Redistributor Control Register	RW
0x0004	<a href="#">GICR_IIDR</a>	Redistributor Implementer Identification Register	RO
0x0008	<a href="#">GICR_TYPER</a>	Redistributor Type Register	RO
0x0010	<a href="#">GICR_STATUSR</a>	Error Reporting Status Register	RW
0x0010	<a href="#">GICR_STATUSR</a>	Error Reporting Status Register	RW
0x0014	<a href="#">GICR_WAKER</a>	Redistributor Wake Register	RW
0x0018	<a href="#">GICR_MPAMIDR</a>	Report maximum PARTID and PMG Register	RO

Offset	Name	Description	Access
0x001C	<a href="#">GICR_PARTIDR</a>	Set PARTID and PMG Register	RW
0x0040	<a href="#">GICR_SETLPIR</a>	Set LPI Pending Register	WO
0x0048	<a href="#">GICR_CLRLPIR</a>	Clear LPI Pending Register	WO
0x0070	<a href="#">GICR_PROPBASER</a>	Redistributor Properties Base Address Register	RW
0x0078	<a href="#">GICR_PENDBASER</a>	Redistributor LPI Pending Table Base Address Register	RW
0x00A0	<a href="#">GICR_INVLPIR</a>	Redistributor Invalidate LPI Register	WO
0x00B0	<a href="#">GICR_INVALLR</a>	Redistributor Invalidate All Register	WO
0x00C0	<a href="#">GICR_SYNCR</a>	Redistributor Synchronize Register	RO

### In the SGI\_base block:

Offset	Name	Description	Access
0x0080	<a href="#">GICR_IGROUPR0</a>	Interrupt Group Register 0	RW
0x0080 + (4 * n)	<a href="#">GICR_IGROUPR&lt;n&gt;E</a>	Interrupt Group Registers	RW
0x0100	<a href="#">GICR_ISENBALER0</a>	Interrupt Set-Enable Register 0	RW
0x0100 + (4 * n)	<a href="#">GICR_ISENBALER&lt;n&gt;E</a>	Interrupt Set-Enable Registers	RW
0x0180	<a href="#">GICR_ICENABLER0</a>	Interrupt Clear-Enable Register 0	RW
0x0180 + (4 * n)	<a href="#">GICR_ICENABLER&lt;n&gt;E</a>	Interrupt Clear-Enable Registers	RW
0x0200	<a href="#">GICR_ISPENDR0</a>	Interrupt Set-Pending Register 0	RW
0x0200 + (4 * n)	<a href="#">GICR_ISPENDR&lt;n&gt;E</a>	Interrupt Set-Pending Registers	RW



Offset	Name	Description	Access
0x0280	<a href="#"><u>GICR_ICPENDR0</u></a>	Interrupt Clear-Pending Register 0	RW
0x0280 + (4 * n)	<a href="#"><u>GICR_ICPENDR&lt;n&gt;E</u></a>	Interrupt Clear-Pending Registers	RW
0x0300	<a href="#"><u>GICR_ISACTIVER0</u></a>	Interrupt Set-Active Register 0	RW
0x0300 + (4 * n)	<a href="#"><u>GICR_ISACTIVER&lt;n&gt;E</u></a>	Interrupt Set-Active Registers	RW
0x0380	<a href="#"><u>GICR_ICACTIVER0</u></a>	Interrupt Clear-Active Register 0	RW
0x0380 + (4 * n)	<a href="#"><u>GICR_ICACTIVER&lt;n&gt;E</u></a>	Interrupt Clear-Active Registers	RW
0x0400 + (4 * n)	<a href="#"><u>GICR_IPRIORITYR&lt;n&gt;</u></a>	Interrupt Priority Registers	RW
0x0400 + (4 * n)	<a href="#"><u>GICR_IPRIORITYR&lt;n&gt;E</u></a>	Interrupt Priority Registers (extended PPI range)	RW
0x0C00	<a href="#"><u>GICR_ICFGR0</u></a>	Interrupt Configuration Register 0	RW
0x0C00 + (4 * n)	<a href="#"><u>GICR_ICFGR&lt;n&gt;E</u></a>	Interrupt configuration registers	RW
0x0C04	<a href="#"><u>GICR_ICFGR1</u></a>	Interrupt Configuration Register 1	RW
0x0D00	<a href="#"><u>GICR_IGRPMODR0</u></a>	Interrupt Group Modifier Register 0	RW
0x0D00 + (4 * n)	<a href="#"><u>GICR_IGRPMODR&lt;n&gt;E</u></a>	Interrupt Group Modifier Registers	RW

Offset	Name	Description	Access
0x0E00	<a href="#">GICR_NSACR</a>	Non-secure Access Control Register	RW
0x0F80	<a href="#">GICR_INMIRO</a>	Non-maskable Interrupt Register for PPIs.	RW
0x0F80 + (4 * n)	<a href="#">GICR_INMIR&lt;n&gt;E</a>	Non-maskable Interrupt Registers for Extended PPIs, x = 1 to 2.	RW

### In the VLPI\_base block:

Offset	Name	Description	Access
0x0070	<a href="#">GICR_VPROPBASER</a>	Virtual Redistributor Properties Base Address Register	RW
0x0078	<a href="#">GICR_VPENDBASER</a>	Virtual Redistributor LPI Pending Table Base Address Register	RW
0x0080	<a href="#">GICR_VSGIR</a>	Redistributor virtual SGI pending state request register	WO
0x0088	<a href="#">GICR_VSGIPENDR</a>	Redistributor virtual SGI pending state register	RO

### In the GIC Virtual CPU interface block:

Offset	Name	Description	Access	
0x0000	<a href="#">GICV_CTLR</a>	Virtual Machine Control Register	RW	-
0x0004	<a href="#">GICV_PMR</a>	Virtual Machine Priority Mask Register	RW	-
0x0008	<a href="#">GICV_BPR</a>	Virtual Machine Binary Point Register	RW	-

Offset	Name	Description	Access	
0x000C	<a href="#">GICV_IAR</a>	Virtual Machine Interrupt Acknowledge Register	RO	-
0x0010	<a href="#">GICV_EOIR</a>	Virtual Machine End Of Interrupt Register	WO	-
0x0014	<a href="#">GICV_RPR</a>	Virtual Machine Running Priority Register	RO	-
0x0018	<a href="#">GICV_HPPIR</a>	Virtual Machine Highest Priority Pending Interrupt Register	RO	-
0x001C	<a href="#">GICV_ABPR</a>	Virtual Machine Aliased Binary Point Register	RW	-
0x0020	<a href="#">GICV_AIAR</a>	Virtual Machine Aliased Interrupt Acknowledge Register	RO	-
0x0024	<a href="#">GICV_AEOIR</a>	Virtual Machine Aliased End Of Interrupt Register	WO	-
0x0028	<a href="#">GICV_AHPPIR</a>	Virtual Machine Aliased Highest Priority Pending Interrupt Register	RO	-

Offset	Name	Description	Access	
0x002C	<a href="#">GICV_STATUSR</a>	Virtual Machine Error Reporting Status Register	RW	-
0x00D0 + (4 * n)	<a href="#">GICV_APR&lt;n&gt;</a>	Virtual Machine Active Priorities Registers	RW	-
0x00FC	<a href="#">GICV_IIDR</a>	Virtual Machine CPU Interface Identification Register	RO	-
0x1000	<a href="#">GICV_DIR</a>	Virtual Machine Deactivate Interrupt Register	WO	-

### In the GIC Virtual interface control block:

Offset	Name	Description	Access	
0x0000	<a href="#">GICH_HCR</a>	Hypervisor Control Register	RW	-
0x0004	<a href="#">GICH_VTR</a>	Virtual Type Register	RO	-
0x0008	<a href="#">GICH_VMCR</a>	Virtual Machine Control Register	RW	-
0x0010	<a href="#">GICH_MISR</a>	Maintenance Interrupt Status Register	RO	-
0x0020	<a href="#">GICH_EISR</a>	End Interrupt Status Register	RO	-
0x0030	<a href="#">GICH_ELRSR</a>	Empty List Register Status Register	RO	-
0x00F0 + (4 * n)	<a href="#">GICH_APR&lt;n&gt;</a>	Active Priorities Registers	RW	-

Offset	Name	Description	Access
0x0100 + (4 * n)	<a href="#">GICH_LR&lt;n&gt;</a>	List Registers	RW -

**In the MPAM block:**

**In the MPAMF\_BASE\_ns block:**

Offset	Name	Description	Access
0x0000	<a href="#">MPAMF_IDR</a>	MPAM Features Identification Register	RO
0x0018	<a href="#">MPAMF_IIDR</a>	MPAM Implementation Identification Register	RO
0x0020	<a href="#">MPAMF_AIDR</a>	MPAM Architecture Identification Register	RO
0x0028	<a href="#">MPAMF_IMPL_IDR</a>	MPAM Implementation-Specific Partitioning Feature Identification Register	RO
0x0030	<a href="#">MPAMF_CPOR_IDR</a>	MPAM Features Cache Portion Partitioning ID register	RO
0x0038	<a href="#">MPAMF_CCAP_IDR</a>	MPAM Features Cache Capacity Partitioning ID register	RO
0x0040	<a href="#">MPAMF_MBW_IDR</a>	MPAM Memory Bandwidth Partitioning Identification Register	RO
0x0048	<a href="#">MPAMF_PRI_IDR</a>	MPAM Priority Partitioning Identification Register	RO
0x0050	<a href="#">MPAMF_PARTID_NRW_IDR</a>	MPAM PARTID Narrowing ID register	RO

Offset	Name	Description	Access
0x0080	<a href="#"><u>MPAMF_MSMON_IDR</u></a>	MPAM Resource Monitoring Identification Register	RO
0x0088	<a href="#"><u>MPAMF_CSUMON_IDR</u></a>	MPAM Features Cache Storage Usage Monitoring ID register	RO
0x0090	<a href="#"><u>MPAMF_MBWUMON_IDR</u></a>	MPAM Features Memory Bandwidth Usage Monitoring ID register	RO
0x00DC	<a href="#"><u>MPAMF_ERR_MSI_MPAM</u></a>	MPAM Error MSI Write MPAM Information Register	RW
0x00E0	<a href="#"><u>MPAMF_ERR_MSI_ADDR_L</u></a>	MPAM Error MSI Low-part Address Register	RW
0x00E4	<a href="#"><u>MPAMF_ERR_MSI_ADDR_H</u></a>	MPAM Error MSI High-part Address Register	RW
0x00E8	<a href="#"><u>MPAMF_ERR_MSI_DATA</u></a>	MPAM Error MSI Data Register	RW
0x00EC	<a href="#"><u>MPAMF_ERR_MSI_ATTR</u></a>	MPAM Error MSI Write Attributes Register	RW
0x00F0	<a href="#"><u>MPAMF_ECR</u></a>	MPAM Error Control Register	RW
0x00F8	<a href="#"><u>MPAMF_ESR</u></a>	MPAM Error Status Register	RW
0x0100	<a href="#"><u>MPAMCFG_PART_SEL</u></a>	MPAM Partition Configuration Selection Register	RW

Offset	Name	Description	Access
0x0108	<a href="#"><u>MPAMCFG_CMAX</u></a>	MPAM Cache Maximum Capacity Partition Configuration Register	RW
0x0110	<a href="#"><u>MPAMCFG_CMIN</u></a>	MPAM Cache Minimum Capacity Partition Configuration Register	RW
0x0118	<a href="#"><u>MPAMCFG_CASSOC</u></a>	MPAM Cache Maximum Associativity Partition Configuration Register	RW
0x0200	<a href="#"><u>MPAMCFG_MBW_MIN</u></a>	MPAM Memory Bandwidth Minimum Partition Configuration Register	RW
0x0208	<a href="#"><u>MPAMCFG_MBW_MAX</u></a>	MPAM Memory Bandwidth Maximum Partition Configuration Register	RW
0x0220	<a href="#"><u>MPAMCFG_MBW_WINWD</u></a>	MPAM Memory Bandwidth Partitioning Window Width Configuration Register	RW
0x0300	<a href="#"><u>MPAMCFG_EN</u></a>	MPAM Partition Configuration Enable Register	WO/ RAZ
0x0310	<a href="#"><u>MPAMCFG_DIS</u></a>	MPAM Partition Configuration Disable Register	WO/ RAZ
0x0320	<a href="#"><u>MPAMCFG_EN_FLAGS</u></a>	MPAM Partition Configuration Enable Flags Register	RW

Offset	Name	Description	Access
0x0400	<a href="#"><u>MPAMCFG_PRI</u></a>	MPAM Priority Partition Configuration Register	RW
0x0500	<a href="#"><u>MPAMCFG_MBW_PROP</u></a>	MPAM Memory Bandwidth Proportional Stride Partition Configuration Register	RW
0x0600	<a href="#"><u>MPAMCFG_INTPARTID</u></a>	MPAM Internal PARTID Narrowing Configuration Register	RW
0x0800	<a href="#"><u>MSMON_CFG_MON_SEL</u></a>	MPAM Monitor Instance Selection Register	RW
0x0808	<a href="#"><u>MSMON_CAPT_EVNT</u></a>	MPAM Capture Event Generation Register	WO/ RAZ
0x0810	<a href="#"><u>MSMON_CFG_CSU_FLT</u></a>	MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register	RW
0x0818	<a href="#"><u>MSMON_CFG_CSU_CTL</u></a>	MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register	RW
0x0820	<a href="#"><u>MSMON_CFG_MBWU_FLT</u></a>	MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register	RW



Offset	Name	Description	Access
0x0828	<a href="#"><u>MSMON_CFG_MBWU_CTL</u></a>	MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register	RW
0x0840	<a href="#"><u>MSMON_CSU</u></a>	MPAM Cache Storage Usage Monitor Register	RW
0x0848	<a href="#"><u>MSMON_CSU_CAPTURE</u></a>	MPAM Cache Storage Usage Monitor Capture Register	RW
0x0858	<a href="#"><u>MSMON_CSU_OFSR</u></a>	MPAM CSU Monitor Overflow Status Register	RO
0x0860	<a href="#"><u>MSMON_MBWU</u></a>	MPAM Memory Bandwidth Usage Monitor Register	RW
0x0868	<a href="#"><u>MSMON_MBWU_CAPTURE</u></a>	MPAM Memory Bandwidth Usage Monitor Capture Register	RW
0x0880	<a href="#"><u>MSMON_MBWU_L</u></a>	MPAM Long Memory Bandwidth Usage Monitor Register	RW
0x0890	<a href="#"><u>MSMON_MBWU_L_CAPTURE</u></a>	MPAM Long Memory Bandwidth Usage Monitor Capture Register	RW
0x0898	<a href="#"><u>MSMON_MBWU_OFSR</u></a>	MPAM MBWU Monitor Overflow Status Register	RO

Offset	Name	Description	Access
0x08DC	<a href="#"><u>MSMON_OFLOW_MSI_MPAM</u></a>	MPAM Monitor Overflow MSI Write MPAM Information Register	RW
0x08E0	<a href="#"><u>MSMON_OFLOW_MSI_ADDR_L</u></a>	MPAM Monitor Overflow MSI Low-part Address Register	RW
0x08E4	<a href="#"><u>MSMON_OFLOW_MSI_ADDR_H</u></a>	MPAM Monitor Overflow MSI Write High-part Address Register	RW
0x08E8	<a href="#"><u>MSMON_OFLOW_MSI_DATA</u></a>	MPAM Monitor Overflow MSI Write Data Register	RW
0x08EC	<a href="#"><u>MSMON_OFLOW_MSI_ATTR</u></a>	MPAM Monitor Overflow MSI Write Attributes Register	RW
0x08F0	<a href="#"><u>MSMON_OFLOW_SR</u></a>	MPAM Monitor Overflow Status Register	RO
0x1000 + (4 * n)	<a href="#"><u>MPAMCFG_CPBM&lt;n&gt;</u></a>	MPAM Cache Portion Bitmap Partition Configuration Register	RW
0x2000 + (4 * n)	<a href="#"><u>MPAMCFG_MBW_PBM&lt;n&gt;</u></a>	MPAM Bandwidth Portion Bitmap Partition Configuration Register	RW

### In the MPAMF\_BASE\_r1 block:

Offset	Name	Description	Access
0x0000	<a href="#"><u>MPAMF_IDR</u></a>	MPAM Features Identification Register	RO
0x0018	<a href="#"><u>MPAMF_IIDR</u></a>	MPAM Implementation Identification Register	RO

Offset	Name	Description	Access
0x0020	<a href="#"><u>MPAMF_AIDR</u></a>	MPAM Architecture Identification Register	RO
0x0028	<a href="#"><u>MPAMF_IMPL_IDR</u></a>	MPAM Implementation-Specific Partitioning Feature Identification Register	RO
0x0030	<a href="#"><u>MPAMF_CPOR_IDR</u></a>	MPAM Features Cache Portion Partitioning ID register	RO
0x0038	<a href="#"><u>MPAMF_CCAP_IDR</u></a>	MPAM Features Cache Capacity Partitioning ID register	RO
0x0040	<a href="#"><u>MPAMF_MBW_IDR</u></a>	MPAM Memory Bandwidth Partitioning Identification Register	RO
0x0048	<a href="#"><u>MPAMF_PRI_IDR</u></a>	MPAM Priority Partitioning Identification Register	RO
0x0050	<a href="#"><u>MPAMF_PARTID_NRW_IDR</u></a>	MPAM PARTID Narrowing ID register	RO
0x0080	<a href="#"><u>MPAMF_MSMON_IDR</u></a>	MPAM Resource Monitoring Identification Register	RO
0x0088	<a href="#"><u>MPAMF_CSUMON_IDR</u></a>	MPAM Features Cache Storage Usage Monitoring ID register	RO
0x0090	<a href="#"><u>MPAMF_MBWUMON_IDR</u></a>	MPAM Features Memory Bandwidth Usage Monitoring ID register	RO

Offset	Name	Description	Access
0x00DC	<a href="#"><u>MPAMF_ERR_MSI_MPAM</u></a>	MPAM Error MSI Write MPAM Information Register	RW
0x00E0	<a href="#"><u>MPAMF_ERR_MSI_ADDR_L</u></a>	MPAM Error MSI Low-part Address Register	RW
0x00E4	<a href="#"><u>MPAMF_ERR_MSI_ADDR_H</u></a>	MPAM Error MSI High-part Address Register	RW
0x00E8	<a href="#"><u>MPAMF_ERR_MSI_DATA</u></a>	MPAM Error MSI Data Register	RW
0x00EC	<a href="#"><u>MPAMF_ERR_MSI_ATTR</u></a>	MPAM Error MSI Write Attributes Register	RW
0x00F0	<a href="#"><u>MPAMF_ECR</u></a>	MPAM Error Control Register	RW
0x00F8	<a href="#"><u>MPAMF_ESR</u></a>	MPAM Error Status Register	RW
0x0100	<a href="#"><u>MPAMCFG_PART_SEL</u></a>	MPAM Partition Configuration Selection Register	RW
0x0108	<a href="#"><u>MPAMCFG_CMAX</u></a>	MPAM Cache Maximum Capacity Partition Configuration Register	RW
0x0110	<a href="#"><u>MPAMCFG_CMIN</u></a>	MPAM Cache Minimum Capacity Partition Configuration Register	RW
0x0118	<a href="#"><u>MPAMCFG_CASSOC</u></a>	MPAM Cache Maximum Associativity Partition Configuration Register	RW

Offset	Name	Description	Access
0x0200	<a href="#"><u>MPAMCFG_MBW_MIN</u></a>	MPAM Memory Bandwidth Minimum Partition Configuration Register	RW
0x0208	<a href="#"><u>MPAMCFG_MBW_MAX</u></a>	MPAM Memory Bandwidth Maximum Partition Configuration Register	RW
0x0220	<a href="#"><u>MPAMCFG_MBW_WINWD</u></a>	MPAM Memory Bandwidth Partitioning Window Width Configuration Register	RW
0x0300	<a href="#"><u>MPAMCFG_EN</u></a>	MPAM Partition Configuration Enable Register	WO/ RAZ
0x0310	<a href="#"><u>MPAMCFG_DIS</u></a>	MPAM Partition Configuration Disable Register	WO/ RAZ
0x0320	<a href="#"><u>MPAMCFG_EN_FLAGS</u></a>	MPAM Partition Configuration Enable Flags Register	RW
0x0400	<a href="#"><u>MPAMCFG_PRI</u></a>	MPAM Priority Partition Configuration Register	RW
0x0500	<a href="#"><u>MPAMCFG_MBW_PROP</u></a>	MPAM Memory Bandwidth Proportional Stride Partition Configuration Register	RW
0x0600	<a href="#"><u>MPAMCFG_INTPARTID</u></a>	MPAM Internal PARTID Narrowing Configuration Register	RW
0x0800	<a href="#"><u>MSMON_CFG_MON_SEL</u></a>	MPAM Monitor Instance Selection Register	RW

Offset	Name	Description	Access
0x0808	<a href="#"><u>MSMON_CAPT_EVNT</u></a>	MPAM Capture Event Generation Register	WO/RAZ
0x0810	<a href="#"><u>MSMON_CFG_CSU_FLT</u></a>	MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register	RW
0x0818	<a href="#"><u>MSMON_CFG_CSU_CTL</u></a>	MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register	RW
0x0820	<a href="#"><u>MSMON_CFG_MBWU_FLT</u></a>	MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register	RW
0x0828	<a href="#"><u>MSMON_CFG_MBWU_CTL</u></a>	MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register	RW
0x0840	<a href="#"><u>MSMON_CSU</u></a>	MPAM Cache Storage Usage Monitor Register	RW
0x0848	<a href="#"><u>MSMON_CSU_CAPTURE</u></a>	MPAM Cache Storage Usage Monitor Capture Register	RW
0x0858	<a href="#"><u>MSMON_CSU_OFSR</u></a>	MPAM CSU Monitor Overflow Status Register	RO
0x0860	<a href="#"><u>MSMON_MBWU</u></a>	MPAM Memory Bandwidth Usage Monitor Register	RW

Offset	Name	Description	Access
0x0868	<a href="#"><u>MSMON_MBWU_CAPTURE</u></a>	MPAM Memory Bandwidth Usage Monitor Capture Register	RW
0x0880	<a href="#"><u>MSMON_MBWU_L</u></a>	MPAM Long Memory Bandwidth Usage Monitor Register	RW
0x0890	<a href="#"><u>MSMON_MBWU_L_CAPTURE</u></a>	MPAM Long Memory Bandwidth Usage Monitor Capture Register	RW
0x0898	<a href="#"><u>MSMON_MBWU_OFSR</u></a>	MPAM MBWU Monitor Overflow Status Register	RO
0x08DC	<a href="#"><u>MSMON_OFLOW_MSI_MPAM</u></a>	MPAM Monitor Overflow MSI Write MPAM Information Register	RW
0x08E0	<a href="#"><u>MSMON_OFLOW_MSI_ADDR_L</u></a>	MPAM Monitor Overflow MSI Low-part Address Register	RW
0x08E4	<a href="#"><u>MSMON_OFLOW_MSI_ADDR_H</u></a>	MPAM Monitor Overflow MSI Write High-part Address Register	RW
0x08E8	<a href="#"><u>MSMON_OFLOW_MSI_DATA</u></a>	MPAM Monitor Overflow MSI Write Data Register	RW
0x08EC	<a href="#"><u>MSMON_OFLOW_MSI_ATTR</u></a>	MPAM Monitor Overflow MSI Write Attributes Register	RW
0x08F0	<a href="#"><u>MSMON_OFLOW_SR</u></a>	MPAM Monitor Overflow Status Register	RO

Offset	Name	Description	Access
0x1000 + (4 * n)	<a href="#"><u>MPAMCFG_CPBM&lt;n&gt;</u></a>	MPAM Cache Portion Bitmap Partition Configuration Register	RW
0x2000 + (4 * n)	<a href="#"><u>MPAMCFG_MBW_PBM&lt;n&gt;</u></a>	MPAM Bandwidth Portion Bitmap Partition Configuration Register	RW

### In the MPAMF\_BASE\_rt block:

Offset	Name	Description	Access
0x0000	<a href="#"><u>MPAMF_IDR</u></a>	MPAM Features Identification Register	RO
0x0018	<a href="#"><u>MPAMF_IIDR</u></a>	MPAM Implementation Identification Register	RO
0x0020	<a href="#"><u>MPAMF_AIDR</u></a>	MPAM Architecture Identification Register	RO
0x0028	<a href="#"><u>MPAMF_IMPL_IDR</u></a>	MPAM Implementation-Specific Partitioning Feature Identification Register	RO
0x0030	<a href="#"><u>MPAMF_CPOR_IDR</u></a>	MPAM Features Cache Portion Partitioning ID register	RO
0x0038	<a href="#"><u>MPAMF_CCAP_IDR</u></a>	MPAM Features Cache Capacity Partitioning ID register	RO
0x0040	<a href="#"><u>MPAMF_MBW_IDR</u></a>	MPAM Memory Bandwidth Partitioning Identification Register	RO



Offset	Name	Description	Access
0x0048	<a href="#"><u>MPAMF_PRI_IDR</u></a>	MPAM Priority Partitioning Identification Register	RO
0x0050	<a href="#"><u>MPAMF_PARTID_NRW_IDR</u></a>	MPAM PARTID Narrowing ID register	RO
0x0080	<a href="#"><u>MPAMF_MSMON_IDR</u></a>	MPAM Resource Monitoring Identification Register	RO
0x0088	<a href="#"><u>MPAMF_CSUMON_IDR</u></a>	MPAM Features Cache Storage Usage Monitoring ID register	RO
0x0090	<a href="#"><u>MPAMF_MBWUMON_IDR</u></a>	MPAM Features Memory Bandwidth Usage Monitoring ID register	RO
0x00DC	<a href="#"><u>MPAMF_ERR_MSI_MPAM</u></a>	MPAM Error MSI Write MPAM Information Register	RW
0x00E0	<a href="#"><u>MPAMF_ERR_MSI_ADDR_L</u></a>	MPAM Error MSI Low-part Address Register	RW
0x00E4	<a href="#"><u>MPAMF_ERR_MSI_ADDR_H</u></a>	MPAM Error MSI High-part Address Register	RW
0x00E8	<a href="#"><u>MPAMF_ERR_MSI_DATA</u></a>	MPAM Error MSI Data Register	RW
0x00EC	<a href="#"><u>MPAMF_ERR_MSI_ATTR</u></a>	MPAM Error MSI Write Attributes Register	RW
0x00F0	<a href="#"><u>MPAMF_ECR</u></a>	MPAM Error Control Register	RW
0x00F8	<a href="#"><u>MPAMF_ESR</u></a>	MPAM Error Status Register	RW

Offset	Name	Description	Access
0x0100	<a href="#"><u>MPAMCFG_PART_SEL</u></a>	MPAM Partition Configuration Selection Register	RW
0x0108	<a href="#"><u>MPAMCFG_CMAX</u></a>	MPAM Cache Maximum Capacity Partition Configuration Register	RW
0x0110	<a href="#"><u>MPAMCFG_CMIN</u></a>	MPAM Cache Minimum Capacity Partition Configuration Register	RW
0x0118	<a href="#"><u>MPAMCFG_CASSOC</u></a>	MPAM Cache Maximum Associativity Partition Configuration Register	RW
0x0200	<a href="#"><u>MPAMCFG_MBW_MIN</u></a>	MPAM Memory Bandwidth Minimum Partition Configuration Register	RW
0x0208	<a href="#"><u>MPAMCFG_MBW_MAX</u></a>	MPAM Memory Bandwidth Maximum Partition Configuration Register	RW
0x0220	<a href="#"><u>MPAMCFG_MBW_WINWD</u></a>	MPAM Memory Bandwidth Partitioning Window Width Configuration Register	RW
0x0300	<a href="#"><u>MPAMCFG_EN</u></a>	MPAM Partition Configuration Enable Register	WO/ RAZ
0x0310	<a href="#"><u>MPAMCFG_DIS</u></a>	MPAM Partition Configuration Disable Register	WO/ RAZ

Offset	Name	Description	Access
0x0320	<a href="#"><u>MPAMCFG_EN_FLAGS</u></a>	MPAM Partition Configuration Enable Flags Register	RW
0x0400	<a href="#"><u>MPAMCFG_PRI</u></a>	MPAM Priority Partition Configuration Register	RW
0x0500	<a href="#"><u>MPAMCFG_MBW_PROP</u></a>	MPAM Memory Bandwidth Proportional Stride Partition Configuration Register	RW
0x0600	<a href="#"><u>MPAMCFG_INTPARTID</u></a>	MPAM Internal PARTID Narrowing Configuration Register	RW
0x0800	<a href="#"><u>MSMON_CFG_MON_SEL</u></a>	MPAM Monitor Instance Selection Register	RW
0x0808	<a href="#"><u>MSMON_CAPT_EVNT</u></a>	MPAM Capture Event Generation Register	WO/ RAZ
0x0810	<a href="#"><u>MSMON_CFG_CSU_FLT</u></a>	MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register	RW
0x0818	<a href="#"><u>MSMON_CFG_CSU_CTL</u></a>	MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register	RW
0x0820	<a href="#"><u>MSMON_CFG_MBWU_FLT</u></a>	MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register	RW

Offset	Name	Description	Access
0x0828	<a href="#"><u>MSMON_CFG_MBWU_CTL</u></a>	MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register	RW
0x0840	<a href="#"><u>MSMON_CSU</u></a>	MPAM Cache Storage Usage Monitor Register	RW
0x0848	<a href="#"><u>MSMON_CSU_CAPTURE</u></a>	MPAM Cache Storage Usage Monitor Capture Register	RW
0x0858	<a href="#"><u>MSMON_CSU_OFSR</u></a>	MPAM CSU Monitor Overflow Status Register	RO
0x0860	<a href="#"><u>MSMON_MBWU</u></a>	MPAM Memory Bandwidth Usage Monitor Register	RW
0x0868	<a href="#"><u>MSMON_MBWU_CAPTURE</u></a>	MPAM Memory Bandwidth Usage Monitor Capture Register	RW
0x0880	<a href="#"><u>MSMON_MBWU_L</u></a>	MPAM Long Memory Bandwidth Usage Monitor Register	RW
0x0890	<a href="#"><u>MSMON_MBWU_L_CAPTURE</u></a>	MPAM Long Memory Bandwidth Usage Monitor Capture Register	RW
0x0898	<a href="#"><u>MSMON_MBWU_OFSR</u></a>	MPAM MBWU Monitor Overflow Status Register	RO

Offset	Name	Description	Access
0x08DC	<a href="#"><u>MSMON_OFLOW_MSI_MPAM</u></a>	MPAM Monitor Overflow MSI Write MPAM Information Register	RW
0x08E0	<a href="#"><u>MSMON_OFLOW_MSI_ADDR_L</u></a>	MPAM Monitor Overflow MSI Low-part Address Register	RW
0x08E4	<a href="#"><u>MSMON_OFLOW_MSI_ADDR_H</u></a>	MPAM Monitor Overflow MSI Write High-part Address Register	RW
0x08E8	<a href="#"><u>MSMON_OFLOW_MSI_DATA</u></a>	MPAM Monitor Overflow MSI Write Data Register	RW
0x08EC	<a href="#"><u>MSMON_OFLOW_MSI_ATTR</u></a>	MPAM Monitor Overflow MSI Write Attributes Register	RW
0x08F0	<a href="#"><u>MSMON_OFLOW_SR</u></a>	MPAM Monitor Overflow Status Register	RO
0x1000 + (4 * n)	<a href="#"><u>MPAMCFG_CPBM&lt;n&gt;</u></a>	MPAM Cache Portion Bitmap Partition Configuration Register	RW
0x2000 + (4 * n)	<a href="#"><u>MPAMCFG_MBW_PBM&lt;n&gt;</u></a>	MPAM Bandwidth Portion Bitmap Partition Configuration Register	RW

### In the MPAMF\_BASE\_s block:

Offset	Name	Description	Access
0x0000	<a href="#"><u>MPAMF_IDR</u></a>	MPAM Features Identification Register	RO
0x0008	<a href="#"><u>MPAMF_SIDR</u></a>	MPAM Features Secure Identification Register	RO

Offset	Name	Description	Access
0x0018	<a href="#"><u>MPAMF_IIDR</u></a>	MPAM Implementation Identification Register	RO
0x0020	<a href="#"><u>MPAMF_AIDR</u></a>	MPAM Architecture Identification Register	RO
0x0028	<a href="#"><u>MPAMF_IMPL_IDR</u></a>	MPAM Implementation-Specific Partitioning Feature Identification Register	RO
0x0030	<a href="#"><u>MPAMF_CPOR_IDR</u></a>	MPAM Features Cache Portion Partitioning ID register	RO
0x0038	<a href="#"><u>MPAMF_CCAP_IDR</u></a>	MPAM Features Cache Capacity Partitioning ID register	RO
0x0040	<a href="#"><u>MPAMF_MBW_IDR</u></a>	MPAM Memory Bandwidth Partitioning Identification Register	RO
0x0048	<a href="#"><u>MPAMF_PRI_IDR</u></a>	MPAM Priority Partitioning Identification Register	RO
0x0050	<a href="#"><u>MPAMF_PARTID_NRW_IDR</u></a>	MPAM PARTID Narrowing ID register	RO
0x0080	<a href="#"><u>MPAMF_MSMON_IDR</u></a>	MPAM Resource Monitoring Identification Register	RO
0x0088	<a href="#"><u>MPAMF_CSUMON_IDR</u></a>	MPAM Features Cache Storage Usage Monitoring ID register	RO

Offset	Name	Description	Access
0x0090	<a href="#"><u>MPAMF_MBWUMON_IDR</u></a>	MPAM Features Memory Bandwidth Usage Monitoring ID register	RO
0x00DC	<a href="#"><u>MPAMF_ERR_MSI_MPAM</u></a>	MPAM Error MSI Write MPAM Information Register	RW
0x00E0	<a href="#"><u>MPAMF_ERR_MSI_ADDR_L</u></a>	MPAM Error MSI Low-part Address Register	RW
0x00E4	<a href="#"><u>MPAMF_ERR_MSI_ADDR_H</u></a>	MPAM Error MSI High-part Address Register	RW
0x00E8	<a href="#"><u>MPAMF_ERR_MSI_DATA</u></a>	MPAM Error MSI Data Register	RW
0x00EC	<a href="#"><u>MPAMF_ERR_MSI_ATTR</u></a>	MPAM Error MSI Write Attributes Register	RW
0x00F0	<a href="#"><u>MPAMF_ECR</u></a>	MPAM Error Control Register	RW
0x00F8	<a href="#"><u>MPAMF_ESR</u></a>	MPAM Error Status Register	RW
0x0100	<a href="#"><u>MPAMCFG_PART_SEL</u></a>	MPAM Partition Configuration Selection Register	RW
0x0108	<a href="#"><u>MPAMCFG_CMAX</u></a>	MPAM Cache Maximum Capacity Partition Configuration Register	RW
0x0110	<a href="#"><u>MPAMCFG_CMIN</u></a>	MPAM Cache Minimum Capacity Partition Configuration Register	RW

Offset	Name	Description	Access
0x0118	<a href="#">MPAMCFG_CASSOC</a>	MPAM Cache Maximum Associativity Partition Configuration Register	RW
0x0200	<a href="#">MPAMCFG_MBW_MIN</a>	MPAM Memory Bandwidth Minimum Partition Configuration Register	RW
0x0208	<a href="#">MPAMCFG_MBW_MAX</a>	MPAM Memory Bandwidth Maximum Partition Configuration Register	RW
0x0220	<a href="#">MPAMCFG_MBW_WINWD</a>	MPAM Memory Bandwidth Partitioning Window Width Configuration Register	RW
0x0300	<a href="#">MPAMCFG_EN</a>	MPAM Partition Configuration Enable Register	WO/ RAZ
0x0310	<a href="#">MPAMCFG_DIS</a>	MPAM Partition Configuration Disable Register	WO/ RAZ
0x0320	<a href="#">MPAMCFG_EN_FLAGS</a>	MPAM Partition Configuration Enable Flags Register	RW
0x0400	<a href="#">MPAMCFG_PRI</a>	MPAM Priority Partition Configuration Register	RW
0x0500	<a href="#">MPAMCFG_MBW_PROP</a>	MPAM Memory Bandwidth Proportional Stride Partition Configuration Register	RW



Offset	Name	Description	Access
0x0600	<a href="#"><u>MPAMCFG_INTPARTID</u></a>	MPAM Internal PARTID Narrowing Configuration Register	RW
0x0800	<a href="#"><u>MSMON_CFG_MON_SEL</u></a>	MPAM Monitor Instance Selection Register	RW
0x0808	<a href="#"><u>MSMON_CAPT_EVNT</u></a>	MPAM Capture Event Generation Register	WO/RAZ
0x0810	<a href="#"><u>MSMON_CFG_CSU_FLT</u></a>	MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register	RW
0x0818	<a href="#"><u>MSMON_CFG_CSU_CTL</u></a>	MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register	RW
0x0820	<a href="#"><u>MSMON_CFG_MBWU_FLT</u></a>	MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register	RW
0x0828	<a href="#"><u>MSMON_CFG_MBWU_CTL</u></a>	MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register	RW
0x0840	<a href="#"><u>MSMON_CSU</u></a>	MPAM Cache Storage Usage Monitor Register	RW

Offset	Name	Description	Access
0x0848	<a href="#"><u>MSMON_CSU_CAPTURE</u></a>	MPAM Cache Storage Usage Monitor Capture Register	RW
0x0858	<a href="#"><u>MSMON_CSU_OFSR</u></a>	MPAM CSU Monitor Overflow Status Register	RO
0x0860	<a href="#"><u>MSMON_MBWU</u></a>	MPAM Memory Bandwidth Usage Monitor Register	RW
0x0868	<a href="#"><u>MSMON_MBWU_CAPTURE</u></a>	MPAM Memory Bandwidth Usage Monitor Capture Register	RW
0x0880	<a href="#"><u>MSMON_MBWU_L</u></a>	MPAM Long Memory Bandwidth Usage Monitor Register	RW
0x0890	<a href="#"><u>MSMON_MBWU_L_CAPTURE</u></a>	MPAM Long Memory Bandwidth Usage Monitor Capture Register	RW
0x0898	<a href="#"><u>MSMON_MBWU_OFSR</u></a>	MPAM MBWU Monitor Overflow Status Register	RO
0x08DC	<a href="#"><u>MSMON_OFLOW_MSI_MPAM</u></a>	MPAM Monitor Overflow MSI Write MPAM Information Register	RW
0x08E0	<a href="#"><u>MSMON_OFLOW_MSI_ADDR_L</u></a>	MPAM Monitor Overflow MSI Low-part Address Register	RW
0x08E4	<a href="#"><u>MSMON_OFLOW_MSI_ADDR_H</u></a>	MPAM Monitor Overflow MSI Write High-part Address Register	RW

Offset	Name	Description	Access
0x08E8	<a href="#">MSMON_OFLOW_MSI_DATA</a>	MPAM Monitor Overflow MSI Write Data Register	RW
0x08EC	<a href="#">MSMON_OFLOW_MSI_ATTR</a>	MPAM Monitor Overflow MSI Write Attributes Register	RW
0x08F0	<a href="#">MSMON_OFLOW_SR</a>	MPAM Monitor Overflow Status Register	RO
0x1000 + (4 * n)	<a href="#">MPAMCFG_CPBM&lt;n&gt;</a>	MPAM Cache Portion Bitmap Partition Configuration Register	RW
0x2000 + (4 * n)	<a href="#">MPAMCFG_MBW_PBM&lt;n&gt;</a>	MPAM Bandwidth Portion Bitmap Partition Configuration Register	RW

### In the PMU block:

Offset	Name	Description
0x000 + (8 * n) for n in 30:0	<a href="#">PMEVCNTR&lt;n&gt;_EL0</a>	Performance Monitors Event Count Register
0x000 + (8 * n) for n in 30:0	<a href="#">PMEVCNTR&lt;n&gt;_EL0</a>	Performance Monitors Event Count Register
0x000 + (8 * n) for n in 30:0	<a href="#">PMEVCNTR&lt;n&gt;_EL0</a>	Performance Monitors Event Count Register
0x0F8	<a href="#">PMCCNTR_EL0</a>	Performance Monitors Cycle Counter
0x0F8	<a href="#">PMCCNTR_EL0</a>	Performance Monitors Cycle Counter
0x0FC	<a href="#">PMCCNTR_EL0[63:32]</a>	Performance Monitors Cycle Counter

Offset	Name	Description
0x100	<a href="#">PMICNTR_EL0</a>	Performance Monitors Instruction Counter Register
0x200	<a href="#">PMPCSR</a>	Program Counter Sample Register
0x200	<a href="#">PMPCSR</a>	Program Counter Sample Register
0x204	<a href="#">PMPCSR[63:32]</a>	Program Counter Sample Register
0x208	<a href="#">PMVCIDSR</a>	CONTEXTIDR and VMID Sample Register
0x208	<a href="#">PMCID1SR</a>	CONTEXTIDR Sample Register
0x20C	<a href="#">PMVIDSR</a>	VMID Sample Register
0x220	<a href="#">PMPCSR</a>	Program Counter Sample Register
0x220	<a href="#">PMPCSR</a>	Program Counter Sample Register

Offset	Name	Description
0x224	<a href="#">PMPCSR[63:32]</a>	Program Counter Sample Register
0x228	<a href="#">PMCCIDSR</a>	CONTEXTIDR Sample Register
0x228	<a href="#">PMCID1SR</a>	CONTEXTIDR Sample Register
0x22C	<a href="#">PMCID2SR</a>	CONTEXTIDR Sample Register
0x230	<a href="#">PMPCSCTL</a>	PC Sample-based Profiling Control Register
0x400 + (8 * n) for n in 30:0	<a href="#">PMEVTYPER&lt;n&gt;_EL0[63:0]</a>	Performance Monitors Event Type Register
0x400 + (4 * n) for n in 30:0	<a href="#">PMEVTYPER&lt;n&gt;_EL0[31:0]</a>	Performance Monitors Event Type Register
0x47C	<a href="#">PMCCFILTR_EL0[31:0]</a>	Performance Monitors Cycle Counter Filter Register
0x480	<a href="#">PMICFILTR_EL0[31:0]</a>	Performance Monitors Instruction Counter Filter Register
0x4F8	<a href="#">PMCCFILTR_EL0</a>	Performance Monitors Cycle Counter Filter Register
0x500	<a href="#">PMICFILTR_EL0</a>	Performance Monitors Instruction Counter Filter Register
0x600 + (8 * n) for n in 30:0	<a href="#">PMEVCNTSVR&lt;n&gt;_EL1</a>	Performance Monitors Event Count Saved Register <n>

Offset	Name	Description
0x6F8	<a href="#">PMCCNTSVR_EL1</a>	Performance Monitors Cycle Count Saved Register
0x700	<a href="#">PMICNTSVR_EL1</a>	Performance Monitors Instruction Counter Saved Value Register
0x800 + (4 * n) for n in 63:0	<a href="#">PMEVFILT2R&lt;n&gt;[31:0]</a>	Performance Monitors Event Filter Register
0x800 + (8 * n) for n in 63:0	<a href="#">PMEVFILT2R&lt;n&gt;[63:0]</a>	Performance Monitors Event Filter Register
0xA00 + (4 * n) for n in 30:0	<a href="#">PMEVTYPER&lt;n&gt;_EL0[63:32]</a>	Performance Monitors Event Type Register
0xA7C	<a href="#">PMCCFILTR_EL0[63:32]</a>	Performance Monitors Cycle Counter Filter Register
0xA80	<a href="#">PMICFILTR_EL0[63:32]</a>	Performance Monitors Instruction Counter Filter Register
0xC00	<a href="#">PMCNTENSET_EL0</a>	Performance Monitors Counter Enable Set Register

Offset	Name	Description
0xC00	<a href="#">PMCNTENSET_EL0</a>	Performance Monitors Count Enable Set Register
0xC10	<a href="#">PMCNTEN</a>	Performance Monitors Count Enable register
0xC20	<a href="#">PMCNTENCLR_EL0</a>	Performance Monitors Count Enable Clear Register
0xC20	<a href="#">PMCNTENCLR_EL0</a>	Performance Monitors Count Enable Clear Register
0xC40	<a href="#">PMINTENSET_EL1</a>	Performance Monitors Interrupt Enable Set Register
0xC40	<a href="#">PMINTENSET_EL1</a>	Performance Monitors Interrupt Enable Set Register
0xC50	<a href="#">PMINTEN</a>	Performance Monitors Interrupt Enable register
0xC60	<a href="#">PMINTENCLR_EL1</a>	Performance Monitors Interrupt Enable Clear Register

Offset	Name	Description
0xC60	<a href="#">PMINTENCLR_EL1</a>	Performance Monitors Interrupt Enable Clear Register
0xC80	<a href="#">PMOVSCLR_EL0</a>	Performance Monitors Overflow Flag Status Clear register
0xC80	<a href="#">PMOVSCLR_EL0</a>	Performance Monitors Overflow Flag Status Clear register
0xC90	<a href="#">PMOVS</a>	Performance Monitors Overflow Flag Status register
0xCA0	<a href="#">PMSWINC_EL0</a>	Performance Monitors Software Increment Register
0xCA0	<a href="#">PMZR_EL0</a>	Performance Monitors Zero with Mask
0xCC0	<a href="#">PMOVSSET_EL0</a>	Performance Monitors Overflow Flag Status Set Register



Offset	Name	Description
0xCC0	<a href="#">PMOVSSET_EL0</a>	Performance Monitors Overlapped Flag Status Register
0xCE0	<a href="#">PMCGCR0</a>	Counter Group Configuration Register 0
0xE00	<a href="#">PMCFGR</a>	Performance Monitors Configuration Register
0xE00	<a href="#">PMCFGR</a>	Performance Monitors Configuration Register
0xE04	<a href="#">PMCR_EL0</a>	Performance Monitors Control Register
0xE08	<a href="#">PMIIDR</a>	Performance Monitors Implementation Identification Register
0xE10	<a href="#">PMCR_EL0</a>	Performance Monitors Control Register
0xE20	<a href="#">PMCEID0</a>	Performance Monitors Control Event Identification register 0
0xE24	<a href="#">PMCEID1</a>	Performance Monitors Control Event Identification register 1
0xE28	<a href="#">PMCEID2</a>	Performance Monitors Control Event Identification register 2

Offset	Name	Description
0xE2C	<a href="#">PMCEID3</a>	Performance Monitors Control Event Identification register 3
0xE30	<a href="#">PMSSCR_EL1</a>	Performance Monitors Snapshot Status and Capture Register
0xE40	<a href="#">PMMIR</a>	Performance Monitors Machine Identification Register
0xE40	<a href="#">PMMIR</a>	Performance Monitors Machine Identification Register
0xF00	<a href="#">PMITCTRL</a>	Performance Monitors Integration and Control register
0xFA8	<a href="#">PMDEVAFF</a>	Performance Monitors Dev Affinity register
0xFA8	<a href="#">PMDEVAFF0</a>	Performance Monitors Dev Affinity register
0xFAC	<a href="#">PMDEVAFF1</a>	Performance Monitors Dev Affinity register
0xFB0	<a href="#">PMLAR</a>	Performance Monitors Local Access Register
0xFB4	<a href="#">PMLSR</a>	Performance Monitors Local Status Register
0xFB8	<a href="#">PMAUTHSTATUS</a>	Performance Monitors Authentication Status register
0xFBC	<a href="#">PMDEVARCH</a>	Performance Monitors Dev Architecture register

Offset	Name	Description
0xFC8	<a href="#">PMDEVID</a>	Performance Monitors Dev ID register
0xFCC	<a href="#">PMDEVTYPE</a>	Performance Monitors Dev Type register
0xFD0	<a href="#">PMPIDR4</a>	Performance Monitors Peripheral Identification Register 4
0xFE0	<a href="#">PMPIDR0</a>	Performance Monitors Peripheral Identification Register 0
0xFE4	<a href="#">PMPIDR1</a>	Performance Monitors Peripheral Identification Register 1
0xFE8	<a href="#">PMPIDR2</a>	Performance Monitors Peripheral Identification Register 2
0xFEC	<a href="#">PMPIDR3</a>	Performance Monitors Peripheral Identification Register 3
0xFF0	<a href="#">PMCIDR0</a>	Performance Monitors Component Identification Register 0
0xFF4	<a href="#">PMCIDR1</a>	Performance Monitors Component Identification Register 1

Offset	Name	Descripti
0xFF8	<a href="#">PMCIDR2</a>	Performance Monitors Component Identification Register 2
0xFFC	<a href="#">PMCIDR3</a>	Performance Monitors Component Identification Register 3

## In the RAS block:

Offset	Name	Description	Access	
0x000 + (64 * n)	<a href="#">ERR&lt;n&gt;FR</a>	Error Record <n> Feature Register	RO	-
0x008 + (64 * n)	<a href="#">ERR&lt;n&gt;CTLR</a>	Error Record <n> Control Register	RW	-
0x010 + (64 * n)	<a href="#">ERR&lt;n&gt;STATUS</a>	Error Record <n> Primary Status Register	RW	-
0x018 + (64 * n)	<a href="#">ERR&lt;n&gt;ADDR</a>	Error Record <n> Address Register	RW	-
0x020 + (64 * n)	<a href="#">ERR&lt;n&gt;MISC0</a>	Error Record <n> Miscellaneous Register 0	RW	-
0x028 + (64 * n)	<a href="#">ERR&lt;n&gt;MISC1</a>	Error Record <n> Miscellaneous Register 1	RW	-
0x030 + (64 * n)	<a href="#">ERR&lt;n&gt;MISC2</a>	Error Record <n> Miscellaneous Register 2	RW	-
0x038 + (64 * n)	<a href="#">ERR&lt;n&gt;MISC3</a>	Error Record <n> Miscellaneous Register 3	RW	-
0x800 + (64 * n)	<a href="#">ERR&lt;n&gt;PFGF</a>	Error Record <n> Pseudo-fault Generation Feature Register	RO	-
0x800 + (8 * n)	<a href="#">ERRIMPDEF&lt;n&gt;</a>	IMPLEMENTATION DEFINED Register <n>	RW	-
0x808 + (64 * n)	<a href="#">ERR&lt;n&gt;PFGCTL</a>	Error Record <n> Pseudo-fault Generation Control Register	RW	-

Offset	Name	Description	Access	
0x810 + (64 * n)	<a href="#">ERR&lt;n&gt;PFGCDN</a>	Error Record <n> Pseudo-fault Generation Countdown Register	RW	-
0xE00	<a href="#">ERRGSR</a>	Error Group Status Register	RO	-
0xE10	<a href="#">ERRIIDR</a>	Implementation Identification Register	RO	-
0xE40	<a href="#">ERRACR</a>	Access Configuration Register	RW	-
0xE80	<a href="#">ERRFHICR0</a>	Fault Handling Interrupt Configuration Register 0	RW	-
0xE80 + (8 * n)	<a href="#">ERRIROCR&lt;n&gt;</a>	Generic Error Interrupt Configuration Register <n>	RW	-
0xE88	<a href="#">ERRFHICR1</a>	Fault Handling Interrupt Configuration Register 1	RW	-
0xE8C	<a href="#">ERRFHICR2</a>	Fault Handling Interrupt Configuration Register 2	RW	-
0xE90	<a href="#">ERRERICR0</a>	Error Recovery Interrupt Configuration Register 0	RW	-
0xE98	<a href="#">ERRERICR1</a>	Error Recovery Interrupt Configuration Register 1	RW	-
0xE9C	<a href="#">ERRERICR2</a>	Error Recovery Interrupt Configuration Register 2	RW	-
0xEA0	<a href="#">ERRCRICR0</a>	Critical Error Interrupt Configuration Register 0	RW	-

Offset	Name	Description	Access	
0xEA8	<a href="#">ERRCRICR1</a>	Critical Error Interrupt Configuration Register 1	RW	-
0xEAC	<a href="#">ERRCRICR2</a>	Critical Error Interrupt Configuration Register 2	RW	-
0xEF8	<a href="#">ERRIRQSR</a>	Error Interrupt Status Register	RW	-
0xFA8	<a href="#">ERRDEVAFF</a>	Device Affinity Register	RO	-
0xFBC	<a href="#">ERRDEVARCH</a>	Device Architecture Register	RO	-
0xFC8	<a href="#">ERRDEVID</a>	Device Configuration Register	RO	-
0xFD0	<a href="#">ERRPIDR4</a>	Peripheral Identification Register 4	RO	-
0xFE0	<a href="#">ERRPIDR0</a>	Peripheral Identification Register 0	RO	-
0xFE4	<a href="#">ERRPIDR1</a>	Peripheral Identification Register 1	RO	-
0xFE8	<a href="#">ERRPIDR2</a>	Peripheral Identification Register 2	RO	-
0xFEC	<a href="#">ERRPIDR3</a>	Peripheral Identification Register 3	RO	-
0xFF0	<a href="#">ERRCIDR0</a>	Component Identification Register 0	RO	-
0xFF4	<a href="#">ERRCIDR1</a>	Component Identification Register 1	RO	-
0xFF8	<a href="#">ERRCIDR2</a>	Component Identification Register 2	RO	-
0xFFC	<a href="#">ERRCIDR3</a>	Component Identification Register 3	RO	-

## In the TRBE block:

Offset	Name	Description	Access	
0x000	<a href="#">TRBBASER_EL1</a>	Trace Buffer Base Address Register	RW	-
0x008	<a href="#">TRBPTR_EL1</a>	Trace Buffer Write Pointer Register	RW	-
0x010	<a href="#">TRBLIMITR_EL1</a>	Trace Buffer Limit Address Register	RW	-
0x018	<a href="#">TRBSR_EL1</a>	Trace Buffer Status/syndrome Register	RW	-
0x020	<a href="#">TRBTRG_EL1</a>	Trace Buffer Trigger Counter Register	RW	-
0x028	<a href="#">TRBMAR_EL1</a>	Trace Buffer Memory Attribute Register	RW	-
0x030	<a href="#">TRBIDR_EL1</a>	Trace Buffer ID Register	RO	-
0x038	<a href="#">TRBCR</a>	Trace Buffer Control Register	RW	-
0x040	<a href="#">TRBMPAM_EL1</a>	Trace Buffer MPAM Configuration Register	RW	-
0xF00	<a href="#">TRBITCTRL</a>	Integration Mode Control Register	RW	-
0xFA8	<a href="#">TRBDEVAFF</a>	Device Affinity Register	RO	-
0xFB0	<a href="#">TRBLAR</a>	Lock Access Register	WO	-
0xFB4	<a href="#">TRBLSR</a>	Lock Status Register	RO	-
0xFB8	<a href="#">TRBAUTHSTATUS</a>	Authentication Status Register	RO	-
0xFBC	<a href="#">TRBDEVARCH</a>	Trace Buffer Device Architecture Register	RO	-
0xFC0	<a href="#">TRBDEVID2</a>	Device Configuration Register 2	RO	-
0xFC4	<a href="#">TRBDEVID1</a>	Device Configuration Register 1	RO	-
0xFC8	<a href="#">TRBDEVID</a>	Device Configuration Register	RO	-
0xFCC	<a href="#">TRBDEVTYPE</a>	Device Type Register	RO	-
0xFD0	<a href="#">TRBPIDR4</a>	Peripheral Identification Register 4	RO	-
0xFD4	<a href="#">TRBPIDR5</a>	Peripheral Identification Register 5	RO	-
0xFD8	<a href="#">TRBPIDR6</a>	Peripheral Identification Register 6	RO	-

Offset	Name	Description	Access	
0xFDC	<a href="#">TRBPIDR7</a>	Peripheral Identification Register 7	RO	-
0xFE0	<a href="#">TRBPIDR0</a>	Peripheral Identification Register 0	RO	-
0xFE4	<a href="#">TRBPIDR1</a>	Peripheral Identification Register 1	RO	-
0xFE8	<a href="#">TRBPIDR2</a>	Peripheral Identification Register 2	RO	-
0xFEC	<a href="#">TRBPIDR3</a>	Peripheral Identification Register 3	RO	-
0xFF0	<a href="#">TRBCIDR0</a>	Component Identification Register 0	RO	-
0xFF4	<a href="#">TRBCIDR1</a>	Component Identification Register 1	RO	-
0xFF8	<a href="#">TRBCIDR2</a>	Component Identification Register 2	RO	-
0xFFC	<a href="#">TRBCIDR3</a>	Component Identification Register 3	RO	-

**In the Timer block:**

**In the CNTBaseN block:**

Offset	Name	Description	Access
0x000	<a href="#">CNTPCT[31:0]</a>	Counter-timer Physical Count	RO
0x004	<a href="#">CNTPCT[63:32]</a>	Counter-timer Physical Count	RO
0x008	<a href="#">CNTVCT[31:0]</a>	Counter-timer Virtual Count	RO
0x00C	<a href="#">CNTVCT[63:32]</a>	Counter-timer Virtual Count	RO
0x010	<a href="#">CNTFRQ</a>	Counter-timer Frequency	RO
0x014	<a href="#">CNTEL0ACR</a>	Counter-timer EL0 Access Control Register	RW



Offset	Name	Description	Access
0x018	<a href="#">CNTVOFF[31:0]</a>	Counter-timer Virtual Offset	RO
0x01C	<a href="#">CNTVOFF[63:32]</a>	Counter-timer Virtual Offset	RO
0x020	<a href="#">CNTTP_CVAL[31:0]</a>	Counter-timer Physical Timer CompareValue	RW
0x024	<a href="#">CNTTP_CVAL[63:32]</a>	Counter-timer Physical Timer CompareValue	RW
0x028	<a href="#">CNTTP_TVAL</a>	Counter-timer Physical Timer TimerValue	RW
0x02C	<a href="#">CNTTP_CTL</a>	Counter-timer Physical Timer Control	RW
0x030	<a href="#">CNTV_CVAL[31:0]</a>	Counter-timer Virtual Timer CompareValue	RW
0x034	<a href="#">CNTV_CVAL[63:32]</a>	Counter-timer Virtual Timer CompareValue	RW
0x038	<a href="#">CNTV_TVAL</a>	Counter-timer Virtual Timer TimerValue	RW
0x03C	<a href="#">CNTV_CTL</a>	Counter-timer Virtual Timer Control	RW
0xFD0 + (4 * n)	<a href="#">CounterID&lt;n&gt;</a>	Counter ID registers	RO

### In the CNTCTLBase block:

Offset	Name	Description	Access
0x000	<a href="#">CNTFRQ</a>	Counter- timer Frequency	RO
0x004	<a href="#">CNTNSAR</a>	Counter- timer Non- secure Access Register	RW
0x008	<a href="#">CNTTIDR</a>	Counter- timer Timer ID Register	RO

Offset	Name	Description	Access
0x040 + (4 * n)	<a href="#">CNTACR&lt;n&gt;</a>	Counter-timer Access Control Registers	RW
0x080 + (8 * n)	<a href="#">CNTVOFF&lt;n&gt;[31:0]</a>	Counter-timer Virtual Offsets	RW
0x084 + (8 * n)	<a href="#">CNTVOFF&lt;n&gt;[63:32]</a>	Counter-timer Virtual Offsets	RW
0xFD0 + (4 * n)	<a href="#">CounterID&lt;n&gt;</a>	Counter ID registers	RO

### In the CNTControlBase block:

Offset	Name	Description	Access
0x000	<a href="#">CNTCR</a>	Counter Control Register	RW
0x004	<a href="#">CNTSR</a>	Counter Status Register	RO
0x008	<a href="#">CNTCV[63:0]</a>	Counter Count Value register	RW
0x020	<a href="#">CNTFID0</a>	Counter Frequency ID	ImplementationDefined:RO
0x020 + (4 * n)	<a href="#">CNTFID&lt;n&gt;</a>	Counter Frequency IDs, n > 0	ImplementationDefined:RO
0x10	<a href="#">CNTSCR</a>	Counter Scale Register	RW
0x1C	<a href="#">CNTID</a>	Counter Identification Register	RO
0xFD0 + (4 * n)	<a href="#">CounterID&lt;n&gt;</a>	Counter ID registers	RO

### In the CNTELOBaseN block:

Offset	Name	Description	Access
0x000	<a href="#">CNTPCT[31:0]</a>	Counter-timer Physical Count	RO
0x004	<a href="#">CNTPCT[63:32]</a>	Counter-timer Physical Count	RO

Offset	Name	Description	Access
0x008	<a href="#">CNTVCT[31:0]</a>	Counter-timer Virtual Count	RO
0x00C	<a href="#">CNTVCT[63:32]</a>	Counter-timer Virtual Count	RO
0x010	<a href="#">CNTFRQ</a>	Counter-timer Frequency	RO
0x020	<a href="#">CNTP_CVAL[31:0]</a>	Counter-timer Physical Timer CompareValue	RW
0x024	<a href="#">CNTP_CVAL[63:32]</a>	Counter-timer Physical Timer CompareValue	RW
0x028	<a href="#">CNTP_TVAL</a>	Counter-timer Physical Timer TimerValue	RW
0x02C	<a href="#">CNTP_CTL</a>	Counter-timer Physical Timer Control	RW
0x030	<a href="#">CNTV_CVAL[31:0]</a>	Counter-timer Virtual Timer CompareValue	RW
0x034	<a href="#">CNTV_CVAL[63:32]</a>	Counter-timer Virtual Timer CompareValue	RW
0x038	<a href="#">CNTV_TVAL</a>	Counter-timer Virtual Timer TimerValue	RW
0x03C	<a href="#">CNTV_CTL</a>	Counter-timer Virtual Timer Control	RW
0xFD0 + (4 * n)	<a href="#">CounterID&lt;n&gt;</a>	Counter ID registers	RO

### In the CNTReadBase block:

Offset	Name	Description	Access
0x000	<a href="#">CNTCV[63:0]</a>	Counter Count Value register	RO
0xFD0 + (4 * n)	<a href="#">CounterID&lt;n&gt;</a>	Counter ID registers	RO

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.