<u>by</u>	<u>Sh</u>
ling	<u>Pseu</u>

FCM<cc> (vectors)

Floating-point compare vectors

Compare active floating-point elements in the first source vector with corresponding elements in the second source vector, and place the boolean results of the specified comparison in the corresponding elements of the destination predicate. Inactive elements in the destination predicate register are set to zero. Does not set the condition flags.

<cc></cc>	Comparison
EQ	equal
GE	greater than or equal
GT	greater than
NE	not equal
UO	unordered

This instruction is used by the pseudo-instructions <u>FCMLE</u> (vectors), and <u>FCMLT</u> (vectors).

It has encodings from 5 classes: \underline{Equal} , $\underline{Greater\ than}$, $\underline{Greater\ than\ or\ equal}$, $\underline{Not\ equal\ and\ Unordered}$

Equal

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 0 0 1 0 1 size 0 Zm 0 1 1 Pg Zn 0 Pd

cmph cmpl
```

```
FCMEQ \langle Pd \rangle . \langle T \rangle, \langle Pg \rangle / Z, \langle Zn \rangle . \langle T \rangle, \langle Zm \rangle . \langle T \rangle
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '00' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Pd);
SVECmp op = Cmp_EQ;</pre>
```

Greater than

```
FCMGT <Pd>.<T>, <Pg>/Z, <Zn>.<T>, <Zm>.<T>

if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '00' then UNDEFINED;
constant integer esize = 8 << UInt(size);</pre>
```

```
integer g = UInt(Pg);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Pd);
SVECmp op = Cmp_GT;
```

Greater than or equal

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 0 0 1 0 1 size 0 Zm 0 1 0 Pg Zn 0 Pd cmph
```

```
FCMGE \langle Pd \rangle . \langle T \rangle, \langle Pg \rangle / Z, \langle Zn \rangle . \langle T \rangle, \langle Zm \rangle . \langle T \rangle
```

```
if ! HaveSVE() && ! HaveSME() then UNDEFINED;
if size == '00' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Pd);
SVECmp op = Cmp GE;</pre>
```

Not equal

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 0 0 1 0 1 size 0 Zm 0 1 1 Pg Zn 1 Pd

cmph cmpl
```

```
FCMNE \langle Pd \rangle . \langle T \rangle, \langle Pq \rangle / Z, \langle Zn \rangle . \langle T \rangle, \langle Zm \rangle . \langle T \rangle
```

```
if ! HaveSVE() && ! HaveSME() then UNDEFINED;
if size == '00' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Pd);
SVECmp op = Cmp_NE;</pre>
```

Unordered

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 0 0 1 0 1 size 0 Zm 1 1 0 Pg Zn 0 Pd
```

```
FCMUO \langle Pd \rangle . \langle T \rangle, \langle Pg \rangle / Z, \langle Zn \rangle . \langle T \rangle, \langle Zm \rangle . \langle T \rangle
```

```
if ! HaveSVE() && ! HaveSME() then UNDEFINED;
if size == '00' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Pd);
SVECmp op = Cmp UN;</pre>
```

Assembler Symbols

<Pd>

Is the name of the destination scalable predicate register, encoded in the "Pd" field.

<T>

Is the size specifier, encoded in "size":

size	<t></t>
0.0	RESERVED
01	Н
10	S
11	D

<Pg>

Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<7.n>

Is the name of the first source scalable vector register, encoded in the "Zn" field.

<Zm>

Is the name of the second source scalable vector register, encoded in the "Zm" field.

Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(PL) mask = P[g, PL];
bits (VL) operand1 = if \frac{\text{AnyActiveElement}}{\text{AnyActiveElement}} (mask, esize) then \frac{Z}{\text{I}} [n, VL] else
bits(VL) operand2 = if \frac{\text{AnyActiveElement}}{\text{(mask, esize)}} then \frac{\text{Z}}{\text{[m, VL]}} else
bits(PL) result;
constant integer psize = esize DIV 8;
for e = 0 to elements-1
    if ActivePredicateElement (mask, e, esize) then
         bits(esize) element1 = Elem[operand1, e, esize];
         bits(esize) element2 = Elem[operand2, e, esize];
         boolean res;
         case op of
              when Cmp_EQ res = FPCompareEQ(element1, element2, FPCR[]);
              when Cmp_GE res = FPCompareGE(element1, element2, FPCR[]);
              when Cmp_GT res = FPCompareGT(element1, element2, FPCR[]);
              when Cmp_UN res = FPCompareUN(element1, element2, FPCR[]);
              when Cmp NE res = FPCompareNE (element1, element2, FPCR[]);
              when <a href="mailto:cmp_LT">Cmp_LT</a> res = <a href="mailto:FPCR">FPCOmpareGT</a> (element2, element1, FPCR[]);
              when Cmp_LE res = FPCompareGE(element2, element1, FPCR[]);
         bit pbit = if res then '1' else '0';
         Elem[result, e, psize] = ZeroExtend(pbit, psize);
    else
         Elem[result, e, psize] = ZeroExtend('0', psize);
P[d, PL] = result;
```

Operational information

If FEAT_SME is implemented and the PE is in Streaming SVE mode, then any subsequent instruction which is dependent on the predicate register written by this instruction might be significantly delayed.

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu