External

Registers

# OSLAR\_EL1, OS Lock Access Register

The OSLAR EL1 characteristics are:

### **Purpose**

Used to lock or unlock the OS Lock.

# Configuration

External register OSLAR\_EL1 bits [31:0] are architecturally mapped to AArch64 System register OSLAR\_EL1[31:0].

OSLAR EL1 is in the Core power domain.

The OS Lock can also be locked or unlocked using **DBGOSLAR**.

If FEAT\_Debugv8p2 is not implemented, it is implementation defined whether external debug accesses to OSLAR\_EL1 are ignored and return an error when AllowExternalDebugAccess() returns FALSE for the access.

If FEAT\_Debugv8p2 is implemented, external debug accesses to OSLAR\_EL1 are ignored and return an error when AllowExternalDebugAccess() returns FALSE for the access.

### **Attributes**

OSLAR EL1 is a 32-bit register.

# Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESO

OSLK

#### Bits [31:1]

Reserved, res0.

#### OSLK, bit [0]

On writes to OSLAR EL1, bit[0] is copied to the OS Lock.

Use EDPRSR.OSLK to check the current status of the lock.

# **Accessing OSLAR\_EL1**

#### Note

SoftwareLockStatus() depends on the type of access attempted and AllowExternalDebugAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

### OSLAR EL1 can be accessed through the external debug interface:

Component	Offset	Instance	
Debug	0x300	OSLAR_EL1	

This interface is accessible as follows:

- When IsCorePowered(), !DoubleLockStatus(), AllowExternalDebugAccess() and SoftwareLockStatus(), accesses to this register are **WI**.
- When IsCorePowered(), !DoubleLockStatus(), AllowExternalDebugAccess() and !SoftwareLockStatus(), accesses to this register are **WO**.
- When IsCorePowered(), !DoubleLockStatus(), ! AllowExternalDebugAccess() and FEAT\_Debugv8p2 is not implemented, accesses to this register are **IMPDEF**.
- Otherwise, accesses to this register generate an error response.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.