

---

## VESR\_EL2, Virtual SError Exception Syndrome Register

The VESR\_EL2 characteristics are:

### Purpose

Provides the syndrome value reported to software on taking a virtual SError interrupt exception to EL1, or on executing an ESB instruction at EL1.

When the virtual SError interrupt injected using [HCR\\_EL2.VSE](#) is taken to EL1 using AArch64, then the syndrome value is reported in [ESR\\_EL1](#).

When the virtual SError interrupt injected using [HCR\\_EL2.VSE](#) is taken to EL1 using AArch32, then the syndrome value is reported in [DFSR](#). {AET, Ext} and the remainder of [DFSR](#) is set as defined by VMSAv8-32. For more information, see The AArch32 Virtual Memory System Architecture.

When the virtual SError interrupt injected using [HCR\\_EL2.VSE](#) is deferred by an ESB instruction, then the syndrome value is written to [VDSR\\_EL2](#).

### Configuration

AArch64 System register VESR\_EL2 bits [31:0] are architecturally mapped to AArch32 System register [VDFSR\[31:0\]](#).

This register is present only when FEAT\_RAS is implemented. Otherwise, direct accesses to VESR\_EL2 are undefined.

If EL2 is not implemented, this register is res0 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

### Attributes

VESR\_EL2 is a 64-bit register.

## Field descriptions

### When EL1 is using AArch32:

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
																RES0															
RES0																AET	RES0	ExT													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### Bits [63:16]

Reserved, res0.

#### AET, bits [15:14]

When a virtual SError interrupt is taken to EL1 using AArch32, [DFSR](#)[15:14] is set to VSESR\_EL2.AET.

When a virtual SError interrupt is deferred by an ESB instruction, [VDISR\\_EL2](#)[15:14] is set to VSESR\_EL2.AET.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

#### Bit [13]

Reserved, res0.

#### ExT, bit [12]

When a virtual SError interrupt is taken to EL1 using AArch32, [DFSR](#)[12] is set to VSESR\_EL2.ExT.

When a virtual SError interrupt is deferred by an ESB instruction, [VDISR\\_EL2](#)[12] is set to VSESR\_EL2.ExT.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

#### Bits [11:0]

Reserved, res0.

### When EL1 is using AArch64:

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
																RES0															
RES0								IDS	ISS																						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## Bits [63:25]

Reserved, res0.

## IDS, bit [24]

When a virtual SError interrupt is taken to EL1 using AArch64, [ESR\\_EL1](#)[24] is set to VESR\_EL2.IDS.

When a virtual SError interrupt is deferred by an ESB instruction, [VDISR\\_EL2](#)[24] is set to VESR\_EL2.IDS.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

## ISS, bits [23:0]

When a virtual SError interrupt is taken to EL1 using AArch64, [ESR\\_EL1](#)[23:0] is set to VESR\_EL2.ISS.

When a virtual SError interrupt is deferred by an ESB instruction, [VDISR\\_EL2](#)[23:0] is set to VESR\_EL2.ISS.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

## Accessing VESR\_EL2

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, VESR\_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0010	0b011

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        X[t, 64] = NVMem[0x508];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
```

```

elseif PSTATE.EL == EL2 then
    X[t, 64] = VSESR_EL2;
elseif PSTATE.EL == EL3 then
    X[t, 64] = VSESR_EL2;

```

## MSR VSESR\_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0101	0b0010	0b011

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        NVMem[0x508] = X[t, 64];
    elseif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elseif PSTATE.EL == EL2 then
    VSESR_EL2 = X[t, 64];
elseif PSTATE.EL == EL3 then
    VSESR_EL2 = X[t, 64];

```

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.