<u>SME</u>	Index by
<u>Instructions</u>	Encoding

Pseu

SQRSHRU (two registers)

Base

Instructions

SIMD&FP

Instructions

Multi-vector signed saturating rounding shift right unsigned narrow by immediate

**SVE** 

**Instructions** 

Shift right by an immediate value, the signed integer value in each element of the two source vectors and place the rounded results in the half-width destination elements. Each result element is saturated to the half-width N-bit element's unsigned integer range 0 to  $(2^N)$ -1. The immediate shift amount is an unsigned value in the range 1 to 16. This instruction is unpredicated.

## SME2 (FEAT\_SME2)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 0 0 0 0 0 1 1 1 1 1 1 imm4 1 1 0 1 0 1 Zn 0 Zd
```

```
SQRSHRU < Zd > .H, { < Zn1 > .S - < Zn2 > .S }, # < const >
```

```
if !HaveSME2() then UNDEFINED;
constant integer esize = 16;
integer n = UInt(Zn:'0');
integer d = UInt(Zd);
integer shift = esize - UInt(imm4);
```

## **Assembler Symbols**

<zd></zd>	Is the name of the destination scalable vector register, encoded in the "Zd" field.
<zn1></zn1>	Is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zn" times 2.
<zn2></zn2>	Is the name of the second scalable vector register of a multi-vector sequence, encoded as "Zn" times 2 plus 1.
<const></const>	Is the immediate shift amount, in the range 1 to 16, encoded in the "imm4" field.

## **Operation**

```
CheckStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer elements = VL DIV (2 * esize);
bits(VL) result;

for r = 0 to 1
    bits(VL) operand = Z[n+r, VL];
```

```
for e = 0 to elements-1
   bits(2 * esize) element = Elem[operand, e, 2 * esize];
   integer res = (SInt(element) + (1 << (shift-1))) >> shift;
   Elem[result, r*elements + e, esize] = UnsignedSat(res, esize);
Z[d, VL] = result;
```

Sh

Pseu

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> <u>Instructions</u> <u>Instructions</u> <u>Instructions</u> <u>Encoding</u>

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.