<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by	<u>Sh</u>
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Pseuc</u>

## **FABS**

Floating-point absolute value (predicated)

Take the absolute value of each active floating-point element of the source vector, and place the results in the corresponding elements of the destination vector. This clears the sign bit and cannot signal a floating-point exception. Inactive elements in the destination vector register remain unmodified.

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 1 0 0 size 0 1 1 1 0 0 1 0 1 Pg Zn Zd
```

```
FABS <Zd>.<T>, <Pg>/M, <Zn>.<T>

if !HaveSVE() && !HaveSME() then UNDEFINED;

if size == '00' then UNDEFINED;

constant integer esize = 8 << UInt(size);

integer g = UInt(Pg);

integer n = UInt(Zn);

integer d = UInt(Zd);</pre>
```

## **Assembler Symbols**

<Zd> Is the name of the destination scalable vector register, encoded in the "Zd" field.

<T>

Is the size specifier, encoded in "size":

size	<t></t>		
0.0	RESERVED		
01	Н		
10	S		
11	D		

<Pg> Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<Zn> Is the name of the source scalable vector register, encoded in the "Zn" field.

## Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(PL) mask = P[g, PL];
bits(VL) operand = if AnyActiveElement(mask, esize) then P[g, VL] else bits(VL) result = P[g, VL];
```

```
for e = 0 to elements-1
   if ActivePredicateElement(mask, e, esize) then
      bits(esize) element = Elem[operand, e, esize];
      Elem[result, e, esize] = FPAbs(element);

Z[d, VL] = result;
```

## **Operational information**

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is unpredictable:

- The MOVPRFX instruction must be unpredicated, or be predicated using the same governing predicate register and source element size as this instruction.
- The MOVPRFX instruction must specify the same destination register as this instruction.
- The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu