<u>by</u>	<u>Sh</u>
ing	<u>Pseuc</u>

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

LD1ROD (scalar plus scalar)

Contiguous load and replicate four doublewords (scalar index)

Load four contiguous doublewords to elements of a 256-bit (octaword) vector from the memory address generated by a 64-bit scalar base address and scalar index which is multiplied by 8 and added to the base address. Inactive elements will not cause a read from Device memory or signal a fault, and are set to zero.

The resulting 256-bit vector is then replicated to fill the destination vector. The instruction requires that the current vector length is at least 256 bits, and if the current vector length is not an integer multiple of 256 bits then the trailing bits in the destination vector are set to zero.

Only the first four predicate elements are used and higher numbered predicate elements are ignored.

 $ID_AA64ZFR0_EL1.F64MM\ indicates\ whether\ this\ instruction\ is\ implemented.$

This instruction is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

SVE (FEAT_F64MM)

31302928272625	24	23	2221	2019181716	15 14 13	121110	98765	4 3 2 1 0
1 0 1 0 0 1 0	1	1	0 1	Rm	0 0 0	Pg	Rn	Zt
	msz<1>	msz<0>	SSZ		-			

```
LD1ROD { \langle Zt \rangle.D }, \langle Pg \rangle / Z, [\langle Xn | SP \rangle, \langle Xm \rangle, LSL #3]
```

```
if !HaveSVE() | !HaveSVEFP64MatMulExt() then UNDEFINED;
if Rm == '11111' then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer g = UInt(Pg);
constant integer esize = 64;
```

Assembler Symbols

<zt></zt>	Is the name of the scalable vector register to be transferred, encoded in the "Zt" field.
<pg></pg>	Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Xm>

Is the 64-bit name of the general-purpose offset register, encoded in the "Rm" field.

Operation

```
CheckNonStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
if VL < 256 then UNDEFINED;
constant integer elements = 256 DIV esize;
bits(64) base;
bits (PL) mask = P[q, PL]; // low bits only
bits(64) offset;
bits(256) result;
constant integer mbytes = esize DIV 8;
boolean contiguous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = TRUE;
AccessDescriptor accdesc = CreateAccDescSVE (MemOp LOAD, nontemporal, co
if !AnyActiveElement (mask, esize) then
    if n == 31 && ConstrainUnpredictableBool (Unpredictable CHECKSPNONE
         CheckSPAlignment();
else
    if n == 31 then <a href="CheckSPAlignment">CheckSPAlignment</a>();
    base = if n == 31 then SP[] else X[n, 64];
    offset = X[m, 64];
for e = 0 to elements-1
    if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
         integer eoff = <u>UInt</u>(offset) + e;
         bits(64) addr = base + eoff * mbytes;
         Elem[result, e, esize] = Mem[addr, mbytes, accdesc];
    else
         Elem[result, e, esize] = Zeros(esize);
Z[t, VL] = ZeroExtend(Replicate(result, VL DIV 256), VL);
```

Operational information

If FEAT_SVE2 is implemented or FEAT_SME is implemented, then if PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseud