

AMIIDR, Activity Monitors Implementation Identification Register

The AMIIDR characteristics are:

Purpose

Defines the implementer and revisions of the AMU.

Configuration

It is implementation defined whether AMIIDR is implemented in the Core power domain or in the Debug power domain.

This register is present only when FEAT_AMUv1 is implemented. Otherwise, direct accesses to AMIIDR are res0.

Attributes

AMIIDR is a 32-bit register.

Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ProductID												Variant		Revision				Implementer													

ProductID, bits [31:20]

This field is an AMU part identifier.

If [AMPIDR0](#) is implemented, [AMPIDR0](#).PART_0 matches bits [27:20] of this field.

If [AMPIDR1](#) is implemented, [AMPIDR1](#).PART_1 matches bits [31:28] of this field.

This field has an implementation defined value.

Access to this field is **RO**.

Variant, bits [19:16]

This field distinguishes product variants or major revisions of the product.

If [AMPIDR2](#) is implemented, [AMPIDR2](#).REVISION matches AMIIDR.Variant.

This field has an implementation defined value.

Access to this field is **RO**.

Revision, bits [15:12]

This field distinguishes minor revisions of the product.

If [AMPIDR3](#) is implemented, [AMPIDR3](#).REVAND matches AMIIDR.Revision.

This field has an implementation defined value.

Access to this field is **RO**.

Implementer, bits [11:0]

Contains the JEP106 code of the company that implemented the AMU.

For an Arm implementation, this field reads as 0x43B.

Bits [11:8] contain the JEP106 continuation code of the implementer.

Bit 7 is res0

Bits [6:0] contain the JEP106 identity code of the implementer.

If [AMPIDR4](#) is implemented, [AMPIDR4](#).DES_2 matches bits [11:8] of this field.

If [AMPIDR2](#) is implemented, [AMPIDR2](#).DES_1 matches bits [6:4] of this field.

If [AMPIDR1](#) is implemented, [AMPIDR1](#).DES_0 matches bits [3:0] of this field.

This field has an implementation defined value.

Access to this field is **RO**.

Accessing AMIIDR

AMIIDR can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
AMU	0xE08	AMIIDR

Accesses on this interface are **RO**.

[AArch32
Registers](#)

[AArch64
Registers](#)

[AArch32
Instructions](#)

[AArch64
Instructions](#)

[Index by
Encoding](#)

[External
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.