AArch64
Instructions

Index by Encoding

External Registers

# GICR\_INMIR<n>E, Non-maskable Interrupt Registers for Extended PPIs, x = 1 to 2., n = 1- 2

The GICR INMIR<n>E characteristics are:

## **Purpose**

Controls whether the corresponding Extended PPI has the non-maskable property.

# **Configuration**

This register is present only when FEAT\_GICv3p1 is implemented and FEAT\_GICv3\_NMI is implemented. Otherwise, direct accesses to GICR\_INMIR<n>E are res0.

When <u>GICR\_TYPER</u>.PPInum is 0b0000 or <u>GICD\_TYPER</u>.NMI is 0, these registers are res0.

A copy of this register is provided for each Redistributor.

### **Attributes**

GICR INMIR<n>E is a 32-bit register.

# **Field descriptions**

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 1 hmi31nmi30nmi29nmi28nmi27nmi26nmi25nmi24nmi23nmi22nmi21nmi20nmi19nmi18nmi17nm

#### nmi < x >, bit [x], for x = 31 to 0

Non-maskable property.

nmi <x></x>	Meaning
0b0	Interrupt does not have the
	non-maskable property.
0b1	Interrupt has the non-
	maskable property.

This bit is res0 when the corresponding interrupt is configured as Group 0.

The reset behavior of this field is:

• On a GIC reset, this field resets to 0.

If affinity routing is disabled for the Security state of an interrupt, the bit is res0.

## Accessing GICR\_INMIR<n>E

Bits corresponding to unimplemented interrupts are RAZ/WI.

When <u>GICD\_CTLR</u>.DS==0, bits corresponding to Group 0 and Secure Group 1 interrupts are RAZ/WI to Non-secure accesses.

#### Note

Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than one time. The effect of the change must be visible in finite time.

# GICR\_INMIR<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance	
GIC	SGI_base	0x0F80 +	GICR_INMIR	<n>E</n>
Redistributor	•	(4 * n)		

Accesses on this interface are RW.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.