

## GICD\_ICACTIVER<n>, Interrupt Clear-Active Registers, n = 0 - 31

The GICD\_ICACTIVER<n> characteristics are:

### Purpose

Deactivates the corresponding interrupt. These registers are used when saving and restoring GIC state.

### Configuration

These registers are available in all GIC configurations. If [GICD\\_CTLR.DS](#)=0, these registers are Common.

The number of implemented GICD\_ICACTIVER<n> registers is ([GICD\\_TYPER.ITLinesNumber](#)+1). Registers are numbered from 0.

GICD\_ICACTIVER0 is Banked for each connected PE with [GICR\\_TYPER.Processor\\_Number](#) < 8.

Accessing GICD\_ICACTIVER0 from a PE with [GICR\\_TYPER.Processor\\_Number](#) > 7 is constrained unpredictable:

- Register is RAZ/WI.
- An unknown banked copy of the register is accessed.

### Attributes

GICD\_ICACTIVER<n> is a 32-bit register.

### Field descriptions

31	30	29	28	27	
<a href="#">Clear_active_bit31</a>	<a href="#">Clear_active_bit30</a>	<a href="#">Clear_active_bit29</a>	<a href="#">Clear_active_bit28</a>	<a href="#">Clear_active_bit27</a>	<a href="#">Clear_active_bit26</a>

#### Clear\_active\_bit<x>, bit [x], for x = 31 to 0

Removes the active state from interrupt number 32n + x. Reads and writes have the following behavior:

Clear_active_bit<x>	Meaning
---------------------	---------

0b0	If read, indicates that the corresponding interrupt is not active, and is not active and pending. If written, has no effect.
0b1	If read, indicates that the corresponding interrupt is active, or is active and pending. If written, deactivates the corresponding interrupt, if the interrupt is active. If the interrupt is already deactivated, the write has no effect.

The reset behavior of this field is:

- On a GIC reset, this field resets to 0.

For INTID  $m$ , when DIV and MOD are the integer division and modulo operations:

- The corresponding GICD\_ICACTIVER< $n$ > number,  $n$ , is given by  $n = m \text{ DIV } 32$ .
- The offset of the required GICD\_ICACTIVER is  $(0 \times 380 + (4 * n))$ .
- The bit number of the required group modifier bit in this register is  $m \text{ MOD } 32$ .

## Accessing GICD\_ICACTIVER< $n$ >

When affinity routing is enabled for the Security state of an interrupt, the bits corresponding to SGIs and PPIs in that Security state are RAZ/WI, and equivalent functionality for SGIs and PPIs is provided by [GICR\\_ICACTIVER0](#).

Bits corresponding to unimplemented interrupts are RAZ/WI.

If [GICD\\_CTLR.DS](#)==0, unless the [GICD\\_NSACR< \$n\$ >](#) registers permit Non-secure software to control Group 0 and Secure Group 1 interrupts,

any bits that correspond to Group 0 or Secure Group 1 interrupts are accessible only by Secure accesses and are RAZ/WI to Non-secure accesses.

**GICD\_ICACTIVER<n> can be accessed through the memory-mapped interfaces:**

Component	Frame	Offset	Instance
GIC Distributor	Dist_base	0x0380 + (4 * n)	GICD_ICACTIVER<n>

Accesses on this interface are **RW**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.