<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Sh Pseu

## LSL (immediate)

Logical Shift Left (immediate) shifts a register value left by an immediate number of bits, shifting in zeros, and writes the result to the destination register.

This is an alias of **UBFM**. This means:

- The encodings in this description are named to match the encodings of <u>UBFM</u>.
- The description of <u>UBFM</u> gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  

sf | 1 0 | 1 0 0 1 1 0 | N | immr | != x11111 | Rn | Rd |

opc | imms
```

### 32-bit (sf == 0 && N == 0 && imms != 011111)

```
LSL <Wd>, <Wn>, #<shift>
is equivalent to
    UBFM <Wd>, <Wn>, #(-<shift> MOD 32), #(31-<shift>)
```

and is the preferred disassembly when imms + 1 == immr.

#### 64-bit (sf == 1 && N == 1 && imms != 111111)

```
LSL <Xd>, <Xn>, #<shift>
is equivalent to
    UBFM <Xd>, <Xn>, # (-<shift> MOD 64), # (63-<shift>)
and is the preferred disassembly when imms + 1 == immr.
```

#### **Assembler Symbols**

<wd></wd>	Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
<wn></wn>	Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
<xd></xd>	Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<xn></xn>	Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
<shift></shift>	For the 32-bit variant: is the shift amount, in the range 0 to 31.
	For the 64-bit variant: is the shift amount, in the range 0 to 63

# **Operation**

The description of <u>UBFM</u> gives the operational pseudocode for this instruction.

## **Operational information**

#### If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	<u>Index by</u>
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu