

## PMCEID3, Performance Monitors Common Event Identification register 3

The PMCEID3 characteristics are:

### Purpose

Defines which Common architectural events and Common microarchitectural events are implemented, or counted, using PMU events in the range 0x4020 to 0x403F.

For more information about the Common events and the use of the PMCEIDn registers, see 'The PMU event number space and common events'.

### Configuration

External register PMCEID3 bits [31:0] are architecturally mapped to AArch64 System register [PMCEID1\\_EL0\[63:32\]](#).

External register PMCEID3 bits [31:0] are architecturally mapped to AArch32 System register [PMCEID3\[31:0\]](#).

This register is present only when FEAT\_PMUv3\_EXT32 is implemented and FEAT\_PMUv3p1 is implemented. Otherwise, direct accesses to PMCEID3 are res0.

PMCEID3 is in the Core power domain.

### Attributes

PMCEID3 is a 32-bit register.

This register is part of the [PMU](#) block.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
<a href="#">IDhi31</a>	<a href="#">IDhi30</a>	<a href="#">IDhi29</a>	<a href="#">IDhi28</a>	<a href="#">IDhi27</a>	<a href="#">IDhi26</a>	<a href="#">IDhi25</a>	<a href="#">IDhi24</a>	<a href="#">IDhi23</a>	<a href="#">IDhi22</a>	<a href="#">IDhi21</a>	<a href="#">IDhi20</a>	<a href="#">IDhi19</a>	<a href="#">IDhi18</a>	<a href="#">IDhi17</a>

#### IDhi<n>, bit [n], for n = 31 to 0

IDhi[n] corresponds to Common event (0x4020 + n).

For each bit:

<b>IDhi&lt;n&gt;</b>	<b>Meaning</b>
0b0	The Common event is not implemented, or not counted.
0b1	The Common event is implemented.

When the value of a bit in the field is 1, the corresponding Common event is implemented and counted.

---

#### **Note**

Arm recommends that if a Common event is never counted, the value of the corresponding bit is 0.

---

A bit that corresponds to a reserved event number is reserved. The value might be used in a future revision of the architecture to identify an additional Common event.

---

#### **Note**

Such an event might be added retrospectively to an earlier version of the PMU architecture, provided the event does not require any additional PMU features and has an event number that can be represented in the PMCEID<n> registers of that earlier version of the PMU architecture.

---

## **Accessing PMCEID3**

---

#### **Note**

AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

---

Accesses to this register use the following encodings:

## **Accessible at offset 0xE2C from PMU**

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.

- Otherwise, accesses to this register are **RO**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.