AArch64
Instructions

Index by Encoding

External Registers

# PMDEVAFF0, Performance Monitors Device Affinity register 0

The PMDEVAFFO characteristics are:

### **Purpose**

Copy of the low half of the PE <u>MPIDR\_EL1</u> register that allows a debugger to determine which PE in a multiprocessor system the Performance Monitor component relates to.

#### **Configuration**

This register is present only when FEAT\_PMUv3\_EXT32 is implemented. Otherwise, direct accesses to PMDEVAFF0 are res0.

If FEAT\_DoPD is implemented, this register is in the Core power domain. If FEAT\_DoPD is not implemented, this register is in the Debug power domain.

This register is required if the external interface to the PMU is implemented.

#### **Attributes**

PMDEVAFF0 is a 32-bit register.

This register is part of the **PMU** block.

#### Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 MPIDR EL1Io

#### MPIDR EL1lo, bits [31:0]

<u>MPIDR\_EL1</u> low half. Read-only copy of the low half of <u>MPIDR\_EL1</u>, as seen from the highest implemented Exception level.

## **Accessing PMDEVAFF0**

Accesses to this register use the following encodings:

## Accessible at offset 0xFA8 from PMU

- When FEAT\_DoPD is implemented and !IsCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

AArch32 Registers AArch64 Registers AArch32 Instructions

AArch64
Instructions

Index by Encoding External Registers

 $28/03/2023\ 16:01;\ 72747e43966d6b97dcbd230a1b3f0421d1ea3d94$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.