Index byExternalEncodingRegisters

# TRCITECR\_EL2, Instrumentation Trace Control Register (EL2)

The TRCITECR EL2 characteristics are:

## **Purpose**

Provides EL2 controls for Trace Instrumentation.

## **Configuration**

This register is present only when FEAT\_ITE is implemented and FEAT\_TRC\_SR is implemented. Otherwise, direct accesses to TRCITECR EL2 are undefined.

#### **Attributes**

TRCITECR EL2 is a 64-bit register.

## Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

	RES0				
	RES0			E2E	E0HE
31	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4	3	2	1	0

#### Bits [63:2]

Reserved, res0.

#### E2E, bit [1]

EL2 Instrumentation Trace Enable.

E2E	Meaning
0b0	Instrumentation trace prohibited at EL2.
0b1	Instrumentation trace not prohibited at EL2.

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

#### EOHE, bit [0]

EL0 Instrumentation Trace Enable.

E0HE	Meaning
0b0	Instrumentation trace prohibited
	at EL0 when <u>HCR_EL2</u> .TGE ==
	1.
0b1	Instrumentation trace not
	prohibited at ELO when
	$\frac{1}{\text{HCR EL2}}$ .TGE == 1.

This field is ignored by the PE when any of the following are true:

- HCR EL2.TGE == 0.
- EL2 is disabled in the current Security state.

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

## Accessing TRCITECR\_EL2

When FEAT\_VHE is implemented, and <u>HCR\_EL2</u>.E2H is 1, without explicit synchronization, accesses from EL2 using the register name TRCITECR\_EL2 or TRCITECR\_EL1 are not guaranteed to be ordered with respect to accesses using the other register name.

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, TRCITECR EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0010	0b011

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        Aarch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.EnITE == '0' then
        UNDEFINED;
elsif HaveEL(EL3) && MDCR_EL3.EnITE == '0' then
```

# MSR TRCITECR EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0010	0b011

```
if PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.EnITE == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && MDCR_EL3.EnITE == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCITECR\_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    TRCITECR\_EL2 = X[t, 64];
```

# MRS <Xt>, TRCITECR\_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0010	0b011

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
```

```
when SDD == '1'" && MDCR EL3.EnITE == '0' then
        UNDEFINED;
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT2) && HaveEL(EL3) &&
SCR EL3.FGTEn2 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT2) &&
HDFGRTR2_EL2.nTRCITECR_EL1 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.EnITE == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() && HCR_EL2.<NV2,NV1,NV> ==
'111' then
        X[t, 64] = NVMem[0x888];
    else
        X[t, 64] = TRCITECR EL1;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR EL3.EnITE == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && MDCR_EL3.EnITE == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED:
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HCR EL2.E2H == '1' then
        X[t, 64] = TRCITECR\_EL2;
    else
        X[t, 64] = TRCITECR\_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = TRCITECR\_EL1;
```

# MSR TRCITECR\_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0010	0b011

```
elsif EL2Enabled() &&
IsFeatureImplemented(FEAT FGT2) &&
HDFGWTR2_EL2.nTRCITECR_EL1 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.EnITE == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() && HCR EL2.<NV2,NV1,NV> ==
'111' then
        NVMem[0x888] = X[t, 64];
    else
        TRCITECR EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.EnITE == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && MDCR EL3.EnITE == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HCR_EL2.E2H == '1' then
        TRCITECR\_EL2 = X[t, 64];
    else
        TRCITECR EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    TRCITECR\_EL1 = X[t, 64];
```

AArch32 AArch64 AArch32 AArch64 Index by External Registers Registers Instructions Instructions Encoding Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.