<u>c by</u>	<u>Sh</u>
ding	<u>Pseuc</u>

LDFF1D (vector plus immediate)

Gather load first-fault doublewords to vector (immediate index)

Gather load with first-faulting behavior of doublewords to active elements of a vector register from memory addresses generated by a vector base plus immediate index. The index is a multiple of 8 in the range 0 to 248. Inactive elements will not cause a read from Device memory or signal faults, and are set to zero in the destination vector.

This instruction is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

```
31302928272625 24 23 22212019181716151413121110 9 8 7 6 5 4 3 2 1 0

1 1 0 0 0 1 0 1 1 0 1 imm5 1 1 1 Pg Zn Zt

msz<1>msz<0> U ff
```

```
LDFF1D { <Zt>.D }, <Pg>/Z, [<Zn>.D{, #<imm>}]
```

```
if !HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Zn);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 64;
boolean unsigned = TRUE;
integer offset = UInt(imm5);
```

Assembler Symbols

<7.t>

	transferred, encoded in the "Zt" field.
<pg></pg>	Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<Zn> Is the name of the base scalable vector register, encoded in

Is the name of the scalable vector register to be

the "Zn" field.

<imm> Is the optional unsigned immediate byte offset, a multiple of 8 in the range 0 to 248, defaulting to 0, encoded in the "imm5" field.

Operation

```
CheckNonStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(PL) mask = P[g, PL];
bits(VL) base;
bits(VL) result;
```

```
bits (VL) orig = \mathbb{Z}[t, VL];
bits (msize) data;
constant integer mbytes = msize DIV 8;
boolean fault = FALSE;
boolean faulted = FALSE;
boolean unknown = FALSE;
boolean contiguous = FALSE;
boolean tagchecked = TRUE;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescSVEFF</u>(contiguous, tagchecked);
if <a href="mailto:AnyActiveElement">AnyActiveElement</a> (mask, esize) then
    base = \mathbb{Z}[n, VL];
assert accdesc.first;
for e = 0 to elements-1
     if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
         bits(64) addr = <a href="mailto:ZeroExtend">ZeroExtend</a>(<a href="mailto:Elem">Elem</a>[base, e, esize], 64) + offset *
         if accdesc.first then
               // Mem[] will not return if a fault is detected for the first
              data = Mem[addr, mbytes, accdesc];
              accdesc.first = FALSE;
         else
               // MemNF[] will return fault=TRUE if access is not performe
               (data, fault) = MemNF [addr, mbytes, accdesc];
     else
          (data, fault) = (\underline{Zeros}(msize), FALSE);
     // FFR elements set to FALSE following a supressed access/fault
     faulted = faulted | fault;
     if faulted then
         ElemFFR[e, esize] = '0';
     // Value becomes CONSTRAINED UNPREDICTABLE after an FFR element is
     unknown = unknown | <u>ElemFFR</u>[e, esize] == '0';
     if unknown then
          if !fault && ConstrainUnpredictableBool (Unpredictable_SVELDNFDF
              Elem[result, e, esize] = Extend(data, esize, unsigned);
          elsif ConstrainUnpredictableBool(Unpredictable_SVELDNFZERO) the
              \underline{\text{Elem}}[\text{result, e, esize}] = \underline{\text{Zeros}}(\text{esize});
          else // merge
              Elem[result, e, esize] = Elem[orig, e, esize];
     else
          Elem[result, e, esize] = Extend(data, esize, unsigned);
\underline{\mathbf{Z}}[\mathsf{t}, \mathsf{VL}] = \mathsf{result};
```

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel; Build timestamp: 2023-09-18T17:56

SVE

<u>Instructions</u>

SME

<u>Instructions</u>

Index by

Encoding

Sh

Pseu

Base

<u>Instructions</u>

SIMD&FP

<u>Instructions</u>

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.