AArch64 Instructions

Index by Encoding

External Registers

## MPAMF MBWUMON IDR, MPAM Features **Memory Bandwidth Usage Monitoring ID** reaister

The MPAMF MBWUMON IDR characteristics are:

### **Purpose**

Indicates the number of memory bandwidth usage monitor instances implemented. This register also indicates several properties of MBWU monitoring, including whether the implementation supports capture, scaling, or long counters.

MPAMF MBWUMON IDR s indicates the number of Secure memory bandwidth usage monitor instances. MPAMF MBWUMON IDR ns indicates the number of Non-secure memory bandwidth usage monitor instances. MPAMF MBWUMON IDR rt indicates the number of Root memory bandwidth usage monitor instances.

MPAMF MBWUMON IDR rl indicates the number of Realm memory bandwidth usage monitor instances.

If MPAMF IDR. HAS RIS is 1, fields that mention RIS must reflect the properties of the resource instance currently selected by MPAMCFG PART SEL.RIS. Fields that do not mention RIS are constant across all resource instances.

### Configuration

This register is present only when FEAT MPAM is implemented, MPAMF IDR.HAS MSMON == 1 and MPAMF MSMON IDR.MSMON MBWU == 1. Otherwise, direct accesses to MPAMF MBWUMON IDR are res0.

The power and reset domain of each MSC component is specific to that component.

### **Attributes**

MPAMF MBWUMON IDR is a 32-bit register.

### Field descriptions

#### HAS CAPTURE, bit [31]

The implementation supports copying an <u>MSMON\_MBWU</u> to the corresponding <u>MSMON\_MBWU\_CAPTURE</u> on a capture event.

HAS_CAPTURE	Meaning
0b0	MSMON_MBWU_CAPTURE is
	not implemented and there is
	no support for capture events
	in the MBWU monitor.
0b1	The
	MSMON MBWU CAPTURE
	register is implemented and
	the MBWU monitor supports
	the capture event behavior.

If RIS is implemented, this field indicates that MBWU monitor capture is implemented for the resource instance selected by MPAMCFG PART SEL.RIS.

If MPAMF\_MBWUMON\_IDR.HAS\_LONG is 1, this also indicates that MSMON\_MBWU\_L\_CAPTURE is implemented.

## HAS\_LONG, bit [30] When FEAT MPAMv0p1 is implemented or FEAT MPAMv1p1 is implemented:

Indicates whether MSMON MBWU L is implemented.

If HAS\_CAPTURE is 1, indicates whether MSMON MBWU L CAPTURE is implemented.

HAS_LONG	Meaning	
0b0	Does not implement	
	<u>MSMON_MBWU_L</u> or	
	MSMON_MBWU_L_CAPTURE.	
0b1	Implements MSMON MBWU L.	
	If $HAS_CAPTURE == 1$ ,	
	MSMON MBWU L CAPTURE is	
	also implemented.	

If RIS is implemented, this field indicates that the long MBWU monitor is implemented for the resource instance selected by MPAMCFG PART SEL.RIS.

If MPAMF\_MBWUMON\_IDR.HAS\_CAPTURE is 1, this also indicates that MSMON\_MBWU\_L\_CAPTURE is implemented.

#### Otherwise:

Reserved, res0.

# LWD, bit [29] When FEAT MPAMv0p1 is implemented or FEAT MPAMv1p1 is implemented:

Long register VALUE width.

If <u>MPAMF\_MBWUMON\_IDR</u>.HAS\_LONG is 0, <u>MPAMF\_MBWUMON\_IDR</u>.LWD must also be 0.

LWD	Meaning
0b0	If MPAMF_MBWUMON_IDR.HAS_LONG is 1,
	MSMON MBWU L has 44-bit VALUE field in
	bits $[43:0]$ . Bits $[62:44]$ are res0. If
	HAS LONG is 1 and
	MPAMF MBWUMON IDR. HAS CAPTURE is
	1, MSMON_MBWU_L_CAPTURE also has 44-
	bit VALUE field in bits [43:0].
0b1	MSMON MBWU L has 63-bit VALUE field in
	bits [62:0]. If
	MPAMF MBWUMON IDR.HAS CAPTURE
	== 1, <u>MSMON_MBWU_L_CAPTURE</u> also has
	63-bit VALUE field in bits [62:0].

If RIS is implemented, this field indicates the length of the <u>MSMON\_MBWU\_L</u>.VALUE field implemented for the resource instance selected by <u>MPAMCFG\_PART\_SEL.RIS</u>.

#### Otherwise:

Reserved, res0.

## HAS\_RWBW, bit [28]

When FEAT MPAMv0p1 is implemented or FEAT MPAMv1p1 is implemented:

Read/write bandwidth selection is implemented in MSMON CFG MBWU FLT.

HAS_RWBW	Meaning	
0b0	Read/write bandwidth	
	selection is not	
	implemented.	
0b1	Read/write bandwidth	
	selection is implemented.	

If RIS is implemented, this field indicates whether read/write bandwidth collection selection is available in <a href="MSMON\_CFG\_MBWU\_FLT">MSMON\_CFG\_MBWU\_FLT</a> for resource instance selected by <a href="MPAMCFG\_PART\_SEL">MPAMCFG\_PART\_SEL</a>.RIS.

#### Otherwise:

Reserved, res0.

# HAS\_OFLOW\_LNKG, bit [27] When FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented:

Supports <u>MSMON\_CFG\_MBWU\_CTL</u>.OFLOW\_LNKG field to control how overflow on an instance affects other monitor instances in this MSC.

HAS_OFLOW_LNKG	Meaning
0b0	Does not support MBWU overflow linkage.
0b1	Supports MBWU overflow linkage and the <u>MSMON_CFG_MBWU_CTL</u> .OFLOW_LNKG field.

If RIS is implemented, this field indicates that <a href="MSMON\_CFG\_MBWU\_CTL">MSMON\_CFG\_MBWU\_CTL</a>.OFLOW\_LNKG is implemented for the resource instance selected by MPAMCFG\_PART\_SEL.RIS.

#### Otherwise:

Reserved, res0.

#### HAS OFSR, bit [26]

#### When FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented:

The MBWU monitor overflow status bitmap register, <u>MSMON\_MBWU\_OFSR</u>, is implemented.

HAS_OFSR	Meaning	
0b0	MSMON_MBWU_OFSR	
	register is not	
	implemented.	
0b1	MSMON MBWU OFSR	
	register is implemented.	

If RIS is implemented, this field indicates that MBWU monitor overflow status bitmap register is implemented for the resource instance selected by MPAMCFG PART SEL.RIS.

#### Otherwise:

Reserved, res0.

#### HAS CEVNT OFLW, bit [25]

Supports <u>MSMON\_CFG\_MBWU\_CTL</u>.CEVNT\_OFLW field which can enable the MBWU monitor instance to perform overflow behaviors on a capture event.

HAS_CEVNT_OFLW	Meaning	
0b0	Does not support	
	MSMON_CFG_MBWU_CTL.CEVNT_OFLW.	
0b1	Supports	
	MSMON CFG MBWU CTL.CEVNT OFLW.	

If RIS is implemented, this field indicates that <a href="MSMON\_CFG\_MBWU\_CTL">MSMON\_CFG\_MBWU\_CTL</a>. CEVNT\_OFLW is implemented for the resource instance selected by <a href="MPAMCFG\_PART\_SEL">MPAMCFG\_PART\_SEL</a>. RIS.

## HAS\_OFLOW\_CAPT, bit [24]

When FEAT MPAMv0p1 is implemented or FEAT MPAMv1p1 is implemented:

Supports <u>MSMON\_CFG\_MBWU\_CTL</u>.OFLOW\_CAPT field which can enable the MBWU monitor instance to capture the monitor on an overflow.

HAS_OFLOW_CAPT	Meaning
0b0	Does not support
	MSMON_CFG_MBWU_CTL.OFLOW_CAPT.
0b1	Supports
	MSMON_CFG_MBWU_CTL.OFLOW_CAPT.

If RIS is implemented, this field indicates that <a href="MSMON\_CFG\_MBWU\_CTL">MSMON\_CFG\_MBWU\_CTL</a>. OFLOW\_CAPT is implemented for the resource instance selected by <a href="MPAMCFG\_PART\_SEL">MPAMCFG\_PART\_SEL</a>. RIS.

#### Otherwise:

Reserved, res0.

#### Bits [23:21]

Reserved, res0.

#### **SCALE**, bits [20:16]

Scaling of <u>MSMON\_MBWU</u>.VALUE in bits. If scaling is enabled by <u>MSMON\_CFG\_MBWU\_CTL</u>.SCLEN, the byte count in the VALUE field has been shifted by SCALE bits to the right.

SCALE	Meaning	
0b00000	Scaling is not implemented.	

0bxxxxx	Other values are right shift		
	count when scaling is enabled.		

If RIS is implemented, this field indicates the scale value for <a href="MSMON\_MBWU">MSMON\_MBWU</a>. VALUE field for the resource instance selected by <a href="MPAMCFG\_PART\_SEL">MPAMCFG\_PART\_SEL</a>. RIS.

#### NUM\_MON, bits [15:0]

The number of memory bandwidth usage monitor instances implemented. The largest monitor instance selector, <a href="MSMON CFG MON SEL">MSMON CFG MON SEL</a>, MON SEL, is NUM MON minus 1.

If RIS is implemented, this field indicates the number of MBWU monitor instances for <u>MSMON\_MBWU</u>.VALUE field for the resource instance selected by <u>MPAMCFG\_PART\_SEL</u>.RIS.

## Accessing MPAMF\_MBWUMON\_IDR

This register is within the MPAM feature page memory frames. In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps.

MPAMF\_MBWUMON\_IDR is read-only.

MPAMF\_MBWUMON\_IDR must be readable from the Non-secure, Secure, Root, and Realm MPAM feature pages.

MPAMF\_MBWUMON\_IDR is permitted to have the same contents when read from the Secure, Non-secure, Root, and Realm MPAM feature pages unless the register contents are different for the different versions:

- MPAMF\_MBWUMON\_IDR\_s is permitted to have either the same or different contents to MPAMF\_MBWUMON\_IDR\_ns, MPAMF\_MBWUMON\_IDR\_rt, or MPAMF\_MBWUMON\_IDR\_rt.
- MPAMF\_MBWUMON\_IDR\_ns is permitted to have either the same or different contents to MPAMF\_MBWUMON\_IDR\_rt or MPAMF\_MBWUMON\_IDR\_rl.
- MPAMF\_MBWUMON\_IDR\_rt is permitted to have either the same or different contents to MPAMF\_MBWUMON\_IDR\_rl.

There must be separate registers in the Secure (MPAMF\_MBWUMON\_IDR\_s), Non-secure (MPAMF\_MBWUMON\_IDR\_ns), Root (MPAMF\_MBWUMON\_IDR\_rt), and Realm (MPAMF\_MBWUMON\_IDR\_rl) MPAM feature pages.

When <u>MPAMF\_IDR</u>.HAS\_RIS is 1, MPAMF\_MBWUMON\_IDR shows the configuration of memory bandwidth monitoring for the bandwidth resource instance selected by <u>MPAMCFG\_PART\_SEL</u>.RIS. Fields that mention RIS in their field descriptions have values that track the implemented properties of the resource instance. Fields that do not mention RIS are constant across all resource instances.

Access to MPAMF\_MBWUMON\_IDR is not affected by MSMON\_CFG\_MON\_SEL.RIS.

## MPAMF\_MBWUMON\_IDR can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x0090	MPAMF_MBWUMON_IDR_s

Accesses on this interface are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x0090	MPAMF_MBWUMON_IDR_ns

Accesses on this interface are RO.

Component	Frame	Offset	Instance	
MPAM	MPAMF_BASE_rt	0x0090	MPAMF_MBWUMON_IDR_rt	

When FEAT RME is implemented, accesses on this interface are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x0090	MPAMF_MBWUMON_IDR_rl

When FEAT RME is implemented, accesses on this interface are RO.

AArch32	AArch64	AArch32	AArch64	Index by	<b>External</b>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.