<u>by</u>	<u>Sh</u>
ing	<u>Pseu</u>

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

LDNT1H (vector plus scalar)

Gather load non-temporal unsigned halfwords

Gather load non-temporal of unsigned halfwords to active elements of a vector register from memory addresses generated by a vector base plus a 64-bit unscaled scalar register offset. Inactive elements will not cause a read from Device memory or signal faults, and are set to zero in the destination vector.

A non-temporal load is a hint to the system that this data is unlikely to be referenced again soon.

This instruction is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

It has encodings from 2 classes: <u>32-bit unscaled offset</u> and <u>64-bit unscaled</u> offset

32-bit unscaled offset

```
31302928272625 24 23 22212019181716151413121110 9 8 7 6 5 4 3 2 1 0

1 0 0 0 0 1 0 0 1 0 0 Rm 1 0 1 Pg Zn Zt

msz<1>msz<0> U
```

```
LDNT1H { \langle Zt \rangle.S }, \langle Pg \rangle / Z, [\langle Zn \rangle.S{, \langle Xm \rangle}]
```

```
if !HaveSVE2() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Zn);
integer m = UInt(Rm);
integer g = UInt(Pg);
constant integer esize = 32;
constant integer msize = 16;
boolean unsigned = TRUE;
```

64-bit unscaled offset

```
31302928272625 24 23 22212019181716151413121110 9 8 7 6 5 4 3 2 1 0

1 1 0 0 0 1 0 0 1 0 0 Rm 1 1 0 Pg Zn Zt

msz<1>msz<0> U
```

```
LDNT1H { \langle Zt \rangle.D }, \langle Pg \rangle / Z, [\langle Zn \rangle.D{, \langle Xm \rangle}]
```

```
if !HaveSVE2() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Zn);
integer m = UInt(Rm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 16;
boolean unsigned = TRUE;
```

Operation

```
CheckNonStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(PL) mask = P[g, PL];
bits(VL) base;
bits(64) offset;
bits(VL) result;
bits (msize) data;
constant integer mbytes = msize DIV 8;
boolean contiguous = FALSE;
boolean nontemporal = TRUE;
boolean tagchecked = TRUE;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescSVE</u> (<u>MemOp_LOAD</u>, nontemporal, co
if AnyActiveElement (mask, esize) then
    base = Z[n, VL];
    offset = X[m, 64];
for e = 0 to elements-1
    if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
         bits (64) addr = ZeroExtend (Elem[base, e, esize], 64) + offset;
         data = Mem[addr, mbytes, accdesc];
         Elem[result, e, esize] = Extend(data, esize, unsigned);
    else
         Elem[result, e, esize] = Zeros(esize);
\mathbf{Z}[\mathsf{t}, \mathsf{VL}] = \mathsf{result};
```

Is the optional 64-bit name of the general-purpose offset register, defaulting to XZR, encoded in the "Rm" field.

Operational information

If FEAT_SVE2 is implemented or FEAT_SME is implemented, then if PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

Base
InstructionsSIMD&FP
InstructionsSVE
InstructionsSME
InstructionsIndex by
Encoding

 $Internal\ version\ only:\ is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Sh Pseu

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.