AArch64 Index by Instructions Encoding

External Registers

# PMOVSSET\_ELO, Performance Monitors Overflow Flag Status Set Register

The PMOVSSET EL0 characteristics are:

## **Purpose**

Sets the state of the overflow bit for the Cycle Count Register, PMU.PMCCNTR\_EL0, and each of the implemented event counters PMU.PMEVCNTR<n> EL0.

# Configuration

External register PMOVSSET\_EL0 bits [31:0] are architecturally mapped to AArch64 System register PMOVSSET\_EL0[31:0] when FEAT\_PMUv3\_EXT32 is implemented, FEAT\_PMUv3p9 is not implemented and FEAT\_PMUv3 ICNTR is not implemented.

External register PMOVSSET\_EL0 bits [31:0] are architecturally mapped to AArch64 System register PMOVSCLR\_EL0[31:0] when FEAT\_PMUv3\_EXT32 is implemented, FEAT\_PMUv3p9 is not implemented and FEAT\_PMUv3\_ICNTR is not implemented.

External register PMOVSSET\_EL0 bits [63:0] are architecturally mapped to AArch64 System register <a href="PMOVSSET\_EL0[63:0]">PMOVSSET\_EL0[63:0]</a> when FEAT\_PMUv3\_EXT64 is implemented, or FEAT\_PMUv3p9 is implemented or FEAT\_PMUv3 ICNTR is implemented.

External register PMOVSSET\_EL0 bits [63:0] are architecturally mapped to AArch64 System register PMOVSCLR\_EL0[63:0] when FEAT\_PMUv3\_EXT64 is implemented, or FEAT\_PMUv3p9 is implemented or FEAT\_PMUv3 ICNTR is implemented.

External register PMOVSSET\_EL0 bits [31:0] are architecturally mapped to AArch32 System register PMOVSR[31:0].

External register PMOVSSET\_EL0 bits [31:0] are architecturally mapped to AArch32 System register PMOVSSET[31:0].

This register is present only when FEAT\_PMUv3\_EXT is implemented. Otherwise, direct accesses to PMOVSSET\_EL0 are res0.

PMOVSSET\_EL0 is in the Core power domain.

#### **Attributes**

PMOVSSET EL0 is a:

- 64-bit register when FEAT\_PMUv3\_EXT64 is implemented, or FEAT\_PMUv3p9 is implemented or FEAT\_PMUv3\_ICNTR is implemented
- 32-bit register otherwise

This register is part of the **PMU** block.

## Field descriptions

# When FEAT\_PMUv3\_EXT64 is implemented, or FEAT\_PMUv3p9 is implemented or FEAT\_PMUv3\_ICNTR is implemented:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36

RESO

C|P30|P29|P28|P27|P26|P25|P24|P23|P22|P21|P20|P19|P18|P17|P16|P15|P14|P13|P12|P11|P10|P9|P8|P7|P6|P5|P4|
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4

#### Bits [63:33]

Reserved, res0.

# F0, bit [32] When FEAT\_PMUv3\_ICNTR is implemented:

Unsigned overflow flag for PMU.PMICNTR\_EL0 set. On writes, allows software to set the unsigned overflow flag for PMU.PMICNTR\_EL0 to 1. On reads, returns the unsigned overflow flag for PMU.PMICNTR\_EL0.

F0	Meaning
0b0	PMU.PMICNTR_EL0 has not
	overflowed.
0b1	PMU.PMICNTR EL0 has
	overflowed.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- When SoftwareLockStatus(), access to this field is **RO**.
- Otherwise, access to this field is W1S.

#### Otherwise:

Reserved, res0.

#### C, bit [31]

Unsigned overflow flag for PMU.PMCCNTR\_EL0 set. On writes, allows software to set the unsigned overflow flag for PMU.PMCCNTR\_EL0 to 1. On reads, returns the unsigned overflow flag for PMU.PMCCNTR\_EL0 overflow status.

C	Meaning
0b0	PMU.PMCCNTR_EL0 has not
	overflowed.
0b1	PMU.PMCCNTR EL0 has
	overflowed.

PMU.PMCR\_EL0.LC controls whether an overflow is detected from unsigned overflow of PMU.PMCCNTR\_EL0[31:0] or unsigned overflow of PMU.PMCCNTR\_EL0[63:0].

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- When SoftwareLockStatus(), access to this field is **RO**.
- Otherwise, access to this field is **W1S**.

#### P < m >, bit [m], for m = 30 to 0

Unsigned overflow flag for <a href="PMEVCNTR<m>\_EL0">PMEVCNTR<m>\_EL0</a> set. On writes, allows software to set the unsigned overflow flag for <a href="PMEVCNTR<m>\_EL0">PMEVCNTR<m>\_EL0</a> to 1. On reads, returns the unsigned overflow flag for <a href="PMEVCNTR<m>>EL0</a> overflow status.

P <m></m>	Meaning
0b0	PMEVCNTR <m>_EL0 has not</m>
	overflowed.
0b1	<pre>PMEVCNTR<m>_EL0 has</m></pre>
	overflowed.

If FEAT\_PMUv3p5 is implemented, PMU.MDCR\_EL2.HLP and PMU.PMCR\_EL0.LP control whether an overflow is detected from unsigned overflow of PMU.PMEVCNTR<n>\_EL0[31:0] or unsigned overflow of PMU.PMEVCNTR<n> EL0[63:0].

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- When m >= NUM\_PMU\_COUNTERS, access to this field is RAZ/WI.
- When SoftwareLockStatus(), access to this field is **RO**.
- Otherwise, access to this field is **W1S**.

#### Otherwise:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 CP30P29P28P27P26P25P24P23P22P21P20P19P18P17P16P15P14P13P12P11P10P9P8P7P6P5P4

#### C, bit [31]

Unsigned overflow flag for PMU.PMCCNTR\_EL0 set. On writes, allows software to set the unsigned overflow flag for PMU.PMCCNTR\_EL0 to 1. On reads, returns the unsigned overflow flag for PMU.PMCCNTR\_EL0 overflow status.

С	Meaning
0d0	PMU.PMCCNTR_EL0 has not
	overflowed.
0b1	PMU.PMCCNTR EL0 has
	overflowed.

PMU.PMCR\_EL0.LC controls whether an overflow is detected from unsigned overflow of PMU.PMCCNTR\_EL0[31:0] or unsigned overflow of PMU.PMCCNTR\_EL0[63:0].

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- When SoftwareLockStatus(), access to this field is **RO**.
- Otherwise, access to this field is W1S.

#### P < m >, bit [m], for m = 30 to 0

Unsigned overflow flag for <a href="PMEVCNTR<m>\_EL0">PMEVCNTR<m>\_EL0</a> set. On writes, allows software to set the unsigned overflow flag for <a href="PMEVCNTR<m>\_EL0">PMEVCNTR<m>\_EL0</a> to 1. On reads, returns the unsigned overflow flag for <a href="PMEVCNTR<m>\_EL0">PMEVCNTR<m>\_EL0</a> overflow status.

P <m></m>	Meaning	

0b0	PMEVCNTR <m> EL0 has not</m>
	overflowed.
0b1	PMEVCNTR <m> EL0 has</m>
	overflowed.

If FEAT\_PMUv3p5 is implemented, PMU.MDCR\_EL2.HLP and PMU.PMCR\_EL0.LP control whether an overflow is detected from unsigned overflow of PMU.PMEVCNTR<n>\_EL0[31:0] or unsigned overflow of PMU.PMEVCNTR<n> EL0[63:0].

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- When m >= NUM\_PMU\_COUNTERS, access to this field is RAZ/WI.
- When SoftwareLockStatus(), access to this field is **RO**.
- Otherwise, access to this field is **W1S**.

## **Accessing PMOVSSET ELO**

#### Note

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accesses to this register use the following encodings:

When FEAT\_PMUv3\_EXT64 is implemented, or FEAT\_PMUv3\_ICNTR is implemented or FEAT\_PMUv3p9 is implemented [63:0] Accessible at offset 0xCC0 from PMU

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
- When FEAT\_PMUv3\_EXT32 is implemented and SoftwareLockStatus(), accesses to this register are RO.
- Otherwise, accesses to this register are **RW**.

# When FEAT\_PMUv3\_EXT32 is implemented, FEAT\_PMUv3\_ICNTR is not implemented and FEAT\_PMUv3p9 is not implemented [31:0] Accessible at offset 0xCC0 from PMU

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
- When SoftwareLockStatus(), accesses to this register are **RO**.
- Otherwise, accesses to this register are **RW**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.