Sh

Pseu

SETGP, SETGM, SETGE

Memory Set with tag setting. These instructions perform a memory set using the value in the bottom byte of the source register and store an Allocation Tag to memory for each Tag Granule written. The Allocation Tag is calculated from the Logical Address Tag in the register which holds the first address that the set is made to. The prologue, main, and epilogue instructions are expected to be run in succession and to appear consecutively in memory: SETGP, then SETGM, and then SETGE.

SETGP performs some preconditioning of the arguments suitable for using the SETGM instruction, and performs an implementation defined amount of the memory set. SETGM performs an implementation defined amount of the memory set. SETGE performs the last part of the memory set.

Note

The inclusion of implementation defined amounts of memory set allows some optimization of the size that can be performed.

The architecture supports two algorithms for the memory set: option A and option B. Which algorithm is used is implementation defined.

Note

Portable software should not assume that the choice of algorithm is constant.

After execution of SETGP, option A (which results in encoding PSTATE.C = 0):

- If Xn < 63 > == 1, the set size is saturated to 0x7FFFFFFFFFFFFFFFFF.
- Xd holds the original Xd + saturated Xn.
- Xn holds -1* saturated Xn + an implementation defined number of bytes set.
- PSTATE.{N,Z,V} are set to {0,0,0}.

After execution of SETGP, option B (which results in encoding PSTATE.C = 1):

- Xd holds the original Xd + an implementation defined number of bytes set.
- Xn holds the saturated Xn an implementation defined number of bytes set.
- PSTATE.{N,Z,V} are set to {0,0,0}.

For SETGM, option A (encoded by PSTATE.C = 0), the format of the arguments is:

- Xn is treated as a signed 64-bit number.
- Xn holds -1* number of bytes remaining to be set in the memory set in total.
- Xd holds the lowest address that the set is made to -Xn.
- At the end of the instruction, the value of Xn is written back with
 - -1* number of bytes remaining to be set in the memory set in total.

For SETGM, option B (encoded by PSTATE.C = 1), the format of the arguments is:

- Xn holds the number of bytes remaining to be set in the memory set in total.
- Xd holds the lowest address that the set is made to.
- At the end of the instruction:
 - the value of Xn is written back with the number of bytes remaining to be set in the memory set in total.
 - the value of Xd is written back with the lowest address that has not been set.

For SETGE, option A (encoded by PSTATE.C = 0), the format of the arguments is:

- Xn is treated as a signed 64-bit number.
- Xn holds -1* the number of bytes remaining to be set in the memory set in total.
- Xd holds the lowest address that the set is made to -Xn.
- At the end of the instruction, the value of Xn is written back with 0.

For SETGE, option B (encoded by PSTATE.C = 1), the format of the arguments is:

- Xn holds the number of bytes remaining to be set in the memory set in total.
- Xd holds the lowest address that the set is made to.
- At the end of the instruction:
 - the value of Xn is written back with 0.
 - $^{\circ}$ the value of Xd is written back with the lowest address that has not been set.

Integer (FEAT_MOPS)

Epilogue (op2 == 1000)

```
Main (op2 == 0100)
       SETGM [<Xd>]!, <Xn>!, <Xs>
Prologue (op2 == 0000)
       SETGP [<Xd>]!, <Xn>!, <Xs>
   if !IsFeatureImplemented(FEAT_MOPS) | !IsFeatureImplemented(FEAT_MTE)
   integer d = UInt(Rd);
   integer s = <u>UInt</u>(Rs);
   integer n = UInt(Rn);
   bits(2) options = op2<1:0>;
   boolean nontemporal = options<1> == '1';
   MOPSStage stage;
   case op2<3:2> of
       when '00' stage = MOPSStage_Prologue;
       when '01' stage = MOPSStage Main;
when '10' stage = MOPSStage Epilogue;
       otherwise UNDEFINED;
   CheckMOPSEnabled();
   if s == n | | s == d | | n == d | | d == 31 | | n == 31 then
       Constraint c = ConstrainUnpredictable (Unpredictable MOPSOVERLAP31);
       assert c IN {Constraint_UNDEF, Constraint_NOP};
       case c of
            when Constraint UNDEF UNDEFINED;
            when Constraint NOP EndOfInstruction();
```

For information about the constrained unpredictable behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *Memory Copy and Memory Set SET**.

Assembler Symbols

< Xd >

For the epilogue and main variant: is the 64-bit name of the general-purpose register that holds an encoding of the destination address (an integer multiple of 16) and for option B is updated by the instruction, encoded in the "Rd" field.

For the prologue variant: is the 64-bit name of the general-purpose register that holds an encoding of the destination address (an integer multiple of 16) and is updated by the instruction, encoded in the "Rd" field.

<Xn>

For the epilogue variant: is the 64-bit name of the general-purpose register that holds an encoding of the number of bytes to be set (an integer multiple of 16) and is set to zero at the end of the instruction, encoded in the "Rn" field.

For the main variant: is the 64-bit name of the generalpurpose register that holds an encoding of the number of bytes to be set (an integer multiple of 16) and is updated by the instruction, encoded in the "Rn" field.

For the prologue variant: is the 64-bit name of the general-purpose register that holds the number of bytes to be set (an integer multiple of 16) and is updated by the instruction, encoded in the "Rn" field.

< Xs >

For the epilogue variant: is the 64-bit name of the general-purpose register that holds the source data, encoded in the "Rs" field.

For the main and prologue variant: is the 64-bit name of the general-purpose register that holds the source data in bits<7:0>, encoded in the "Rs" field.

Operation

```
bits(64) toaddress = \underline{X}[d, 64];
bits(64) setsize = \underline{X}[n, 64];
bits(8) data = X[s, 8];
bits(4) nzcv = PSTATE.<N,Z,C,V>;
boolean is_setg = TRUE;
integer B;
boolean implements_option_a = SETGOptionA();
boolean privileged = if options<0> == '1' then AArch64.IsUnprivAccessPr
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescSTGMOPS</u>(privileged, nontemporal
if stage == MOPSStage_Prologue then
    if setsize<63> == '1' then setsize = 0x7FFFFFFFFFFFFF6<63:0>;
    if ((!<u>IsZero</u>(setsize) && !<u>IsAligned</u>(toaddress, <u>TAG_GRANULE</u>)) | !<u>Is</u>
         AArch64.Abort (toaddress, AlignmentFault (accdesc));
    if implements_option_a then
         nzcv = '0000';
         toaddress = toaddress + setsize;
         setsize = Zeros(64) - setsize;
         nzcv = '0010';
else
    CheckMemSetParams (stage, implements_option_a, nzcv, options, d, s,
    if ((!<u>IsZero</u>(setsize) && !<u>IsAligned</u>(toaddress, <u>TAG_GRANULE</u>)) | !<u>Is</u>
         AArch64.Abort (toaddress, AlignmentFault (accdesc));
bits(64) stagesetsize = MemSetStageSize(stage, toaddress, setsize, is_s
integer tagstep;
bits(4) tag;
bits(64) tagaddr;
if implements_option_a then
```

```
while <u>SInt</u>(stagesetsize) < 0 do</pre>
         // IMP DEF selection of the block size that is worked on. While
         // implementations might make this constant, that is not assume
        B = <u>SETSizeChoice</u>(toaddress, setsize, 16);
        assert B <= -1 * <u>SInt</u>(stagesetsize);
        assert B<3:0> == '0000';
        Mem[toaddress+setsize, B, accdesc] = Replicate(data, B);
        tagstep = B DIV 16;
        tag = AArch64.AllocationTagFromAddress (toaddress + setsize);
        while tagstep > 0 do
             tagaddr = toaddress + setsize + (tagstep - 1) * 16;
             AArch64.MemTag[tagaddr, accdesc] = tag;
             tagstep = tagstep - 1;
         setsize = setsize + B;
        stagesetsize = stagesetsize + B;
        if stage != MOPSStage_Prologue then
             X[n, 64] = setsize;
else
    while <u>UInt</u>(stagesetsize) > 0 do
         // IMP DEF selection of the block size that is worked on. While // implementations might make this constant, that is not assume
        B = <u>SETSizeChoice</u>(toaddress, setsize, 16);
        assert B <= UInt(stagesetsize);</pre>
        assert B<3:0> == '0000';
        Mem[toaddress, B, accdesc] = Replicate(data, B);
        tagstep = B DIV 16;
        tag = AArch64.AllocationTagFromAddress(toaddress);
        while tagstep > 0 do
             tagaddr = toaddress + (tagstep - 1) * 16;
             AArch64.MemTag[tagaddr, accdesc] = tag;
             tagstep = tagstep - 1;
        toaddress = toaddress + B;
        setsize = setsize - B;
        stagesetsize = stagesetsize - B;
        if stage != MOPSStage Prologue then
             X[n, 64] = setsize;
             X[d, 64] = toaddress;
if stage == MOPSStage Prologue then
    X[n, 64] = setsize;
    X[d, 64] = toaddress;
    PSTATE.\langle N, Z, C, V \rangle = nzcv;
```

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel; Build timestamp: 2023-09-18T17:56

Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.