# GICC\_AEOIR, CPU Interface Aliased End Of Interrupt Register

The GICC AEOIR characteristics are:

## **Purpose**

A write to this register performs priority drop for the specified Group 1 interrupt and, if the appropriate <u>GICC\_CTLR</u>.EOImodeS or <u>GICC\_CTLR</u>.EOImodeNS field == 0, also deactivates the interrupt.

## **Configuration**

This register is present only when FEAT\_GICv3\_LEGACY is implemented. Otherwise, direct accesses to GICC\_AEOIR are res0.

When <u>GICD\_CTLR</u>.DS==0, this register is an alias of the Non-secure view of <u>GICC\_EOIR</u>. A Secure access to this register is identical to a Non-secure access to <u>GICC\_EOIR</u>.

## **Attributes**

GICC\_AEOIR is a 32-bit register.

## Field descriptions

31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RES0	INTID

#### Bits [31:24]

Reserved, res0.

#### **INTID, bits [23:0]**

The INTID of the signaled interrupt.

#### **Note**

INTIDs 1020-1023 are reserved and convey additional information such as spurious interrupts.

When affinity routing is not enabled:

- Bits [23:13] are res0.
- For SGIs, bits [12:10] identify the CPU interface corresponding to the source PE. For all other interrupts these bits are res0.

## **Accessing GICC AEOIR**

A write to this register must correspond to the most recently acknowledged Group 1 interrupt. If a value other than the last value read from <u>GICC\_AIAR</u> is written to this register, the effect is unpredictable.

This register is used only when System register access is not enabled. When System register access is enabled:

- For AArch32 implementations, <u>ICC\_EOIR1</u> provides equivalent functionality.
- For AArch64 implementations, <a href="ICC\_EOIR1\_EL1">ICC\_EOIR1\_EL1</a> provides equivalent functionality.

When affinity routing is enabled for a Security state, it is a programming error to use memory-mapped registers to access the GIC.

### GICC AEOIR can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
GIC CPU	0x0024	GICC AEOIR
interface		_

This interface is accessible as follows:

- When GICD CTLR.DS == 0, accesses to this register are **WO**.
- When an access is Secure, accesses to this register are **WO**.
- When an access is Non-secure, accesses to this register are **WO**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.