ID_AA64PFR0_EL1, AArch64 Processor Feature Register 0

The ID AA64PFR0 EL1 characteristics are:

Purpose

Provides additional information about implemented PE features in AArch64 state.

For general information about the interpretation of the ID registers, see 'Principles of the ID scheme for fields in ID registers'.

Configuration

The external register **EDPFR** gives information from this register.

Attributes

ID AA64PFR0 EL1 is a 64-bit register.

Field descriptions

63 62 61 60	59 58 57 56	55 54 53 52	51 50 49 48	47 46 45 44	43 42 41 40	39 38 37 36	35 34 33 32
CSV3	CSV2	RME	DIT	AMU	MPAM	SEL2	SVE
RAS	GIC	AdvSIMD	FP	EL3	EL2	EL1	EL0
31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0

CSV3, bits [63:60]

Speculative use of faulting data. Defined values are:

CSV3	Meaning
000000	This PE does not disclose
	whether data loaded under
	speculation with a permission
	or domain fault can be used to
	form an address or generate
	condition codes or SVE
	predicate values to be used by
	other instructions in the
	speculative sequence.

other instructions in the speculative sequence. The execution timing of any other instructions in the speculative sequence is not a function of the data loaded under speculation.	0b0001	execution timing of any other instructions in the speculative sequence is not a function of the data loaded under
--	--------	---

All other values are reserved.

FEAT_CSV3 implements the functionality identified by the value 0b0001.

In Armv8.0, the permitted values are 0b0000 and 0b0001.

From Armv8.5, the only permitted value is 0b0001.

If FEAT EOPD is implemented, FEAT CSV3 must be implemented.

CSV2, bits [59:56]

Speculative use of out of context branch targets. Defined values are:

CSV2	Meaning		
000000	The implementation does not		
	disclose whether FEAT_CSV2 is		
	implemented.		
0b0001	FEAT_CSV2 is implemented,		
	but FEAT_CSV2_2 and		
	FEAT_CSV2_3 are not		
	implemented.		
	<pre>ID_AA64PFR1_EL1.CSV2_frac</pre>		
	determines whether either or		
	both of FEAT_CSV2_1p1 or		
	FEAT_CSV2_1p2 are		
	implemented.		
0b0010	FEAT_CSV2_2 is implemented,		
	but FEAT_CSV2_3 is not		
	implemented.		
0b0011	FEAT_CSV2_3 is implemented.		

All other values are reserved.

FEAT_CSV2 implements the functionality identified by the value 0b0001.

FEAT_CSV2_2 implements the functionality identified by the value 0b0010.

FEAT_CSV2_3 implements the functionality identified by the feature 0b0011.

In Armv8.0, the permitted values are 0b0000, 0b0001, 0b0010, and 0b0011.

From Armv8.5, the permitted values are 0b0001, 0b0010, and 0b0011.

RME, bits [55:52]

Realm Management Extension (RME). Defined values are:

RME	Meaning	
0b0000	Realm Management Extension	
	not implemented.	
0b0001	RMEv1 is implemented.	

All other values are reserved.

FEAT_RME implements the functionality identified by the value 0b0001.

DIT, bits [51:48]

Data Independent Timing. Defined values are:

DIT	Meaning	
0b0000	AArch64 does not guarantee	
	constant execution time of any	
	instructions.	
0b0001	AArch64 provides the	
	PSTATE.DIT mechanism to	
	guarantee constant execution	
	time of certain instructions.	

All other values are reserved.

FEAT_DIT implements the functionality identified by the value 0b0001.

From Armv8.4, the only permitted value is 0b0001.

AMU, bits [47:44]

Indicates support for Activity Monitors Extension. Defined values are:

AMU	Meaning	
0b0000	Activity Monitors Extension is	
	not implemented.	
0b0001	FEAT_AMUv1 is implemented.	
0b0010	FEAT_AMUv1p1 is	
	implemented. As 0b0001 and	
	adds support for virtualization	
	of the activity monitor event	
	counters.	

All other values are reserved.

FEAT_AMUv1 implements the functionality identified by the value 0b0001.

FEAT_AMUv1p1 implements the functionality identified by the value 0b0010.

In Armv8.0, the only permitted value is 0b0000.

In Armv8.4, the permitted values are 0b0000 and 0b0001.

From Armv8.6, the permitted values are 0b0000, 0b0001, and 0b0010.

MPAM, bits [43:40]

Indicates the major version number of support for the MPAM Extension.

Defined values are:

MPAM	Meaning	
0b0000	The major version number of	
	the MPAM extension is 0.	
0b0001	The major version number of	
	the MPAM extension is 1.	

All other values are reserved.

When combined with the minor version number from ID AA64PFR1 EL1.MPAM frac, the "major.minor" version is:

MPAM Extension version	MPAM	MPAM_frac
Not implemented.	0000d0	000000
v0.1 is implemented.	000000	0b0001

MPAM Extension version	MPAM	MPAM_frac
v1.0 is	0b0001	0000d0
implemented.		
v1.1 is	0b0001	0b0001
implemented.		

For more information, see 'The Memory Partitioning and Monitoring (MPAM) Extension'.

SEL2, bits [39:36]

Secure EL2. Defined values are:

SEL2	Meaning	
0000d0	Secure EL2 is not implemented.	
0b0001	Secure EL2 is implemented.	

All other values are reserved.

FEAT_SEL2 implements the functionality identified by the value 0b0001.

SVE, bits [35:32]

Scalable Vector Extension. Defined values are:

SVE	Meaning	
0b0000	SVE architectural state and	
	programmers' model are not	
	implemented.	
0b0001	SVE architectural state and	
	programmers' model are	
	implemented.	

All other values are reserved.

FEAT_SVE implements the functionality identified by the value 0b0001.

If implemented, refer to <u>ID_AA64ZFR0_EL1</u> for information about which SVE instructions are available.

RAS, bits [31:28]

RAS Extension version. Defined values are:

RAS	Meaning
0b0000	No RAS Extension.

0b0001 RAS Extension implemented.

FEAT_RASv1p1 implemented and, if EL3 is implemented, FEAT_DoubleFault implemented. As 0b0001, and adds support for:

- If EL3 is implemented, FEAT DoubleFault.
- Additional ERXMISC<m>_EL1 System registers.
- Additional System registers
 <u>ERXPFGCDN_EL1</u>, <u>ERXPFGCTL_EL1</u>, and
 <u>ERXPFGF_EL1</u>, and the <u>SCR_EL3</u>.FIEN and
 <u>HCR_EL2</u>.FIEN trap controls, to support the
 optional RAS Common Fault Injection Model
 Extension.

Error records accessed through System registers conform to RAS System Architecture v1.1, which includes simplifications to <a href="ERR<n>STATUS">ERR<n>STATUS and support for the optional RAS Timestamp and RAS Common Fault Injection Model Extensions.

0b0011 FEAT_RASv2 implemented. As 0b0010 and adds support for:

- ERXGSR EL1, to support System RAS agents.
- Additional fine-grained EL2 traps for additional error record System registers.
- The <u>SCR_EL3</u>.TWERR write control for error record System registers.

Error records accessed through System registers conform to RAS System Architecture v2.

All other values are reserved.

FEAT_RAS implements the functionality identified by the value 0b0001.

FEAT_RASv1p1 and FEAT_DoubleFault implement the functionality identified by the value <code>0b0010</code>.

FEAT_RASv2 implements the functionality identified by the value 0b0011.

In Armv8.0 and Armv8.1, the permitted values are 0b0000 and 0b0001.

From Armv8.2, the value 0b0000 is not permitted.

From Armv8.4, if FEAT_DoubleFault is implemented or ERRIDR EL1.NUM is nonzero, the value <code>0b0001</code> is not permitted.

Note

When the value of this field is 0b0001, ID_AA64PFR1_EL1. RAS_frac indicates whether FEAT RASv1p1 is implemented.

GIC, bits [27:24]

System register GIC CPU interface. Defined values are:

GIC	Meaning
000000	GIC CPU interface system registers not implemented.
0b0001	System register interface to versions 3.0 and 4.0 of the GIC CPU interface is supported.
0b0011	System register interface to version 4.1 of the GIC CPU interface is supported.

All other values are reserved.

AdvSIMD, bits [23:20]

Advanced SIMD. Defined values are:

_		
	AdvSIMD	Meaning
	000000	Advanced SIMD is implemented, including support for the following SISD and SIMD operations:
		 Integer byte, halfword, word and doubleword element operations. Single-precision and double-precision floating-point arithmetic. Conversions between single-precision and half-precision data types, and double-precision and half-precision data types.
	0b0001	As for 0b0000, and also includes support for half-precision floating-point arithmetic.

0b1111	Advanced SIMD is not	
	implemented.	

All other values are reserved.

This field must have the same value as the FP field.

The permitted values are:

- 0b0000 in an implementation with Advanced SIMD support that does not include the FEAT FP16 extension.
- 0b0001 in an implementation with Advanced SIMD support that includes the FEAT FP16 extension.
- 0b1111 in an implementation without Advanced SIMD support.

FP, bits [19:16]

Floating-point. Defined values are:

FP	Meaning
0b0000	Floating-point is implemented, and includes support for:
	 Single-precision and double-precision floating-point types. Conversions between single-precision and half-precision data types, and double-precision and half-precision data types.
0b0001	As for 0b0000, and also includes support for half-precision
	* * *
	floating-point arithmetic.
0b1111	Floating-point is not
	implemented.

All other values are reserved.

This field must have the same value as the AdvSIMD field.

The permitted values are:

- 0b0000 in an implementation with floating-point support that does not include the FEAT FP16 extension.
- 0b0001 in an implementation with floating-point support that includes the FEAT FP16 extension.
- 0b1111 in an implementation without floating-point support.

EL3, bits [15:12]

EL3 Exception level handling. Defined values are:

EL3	Meaning		
000000	EL3 is not implemented.		
0b0001	EL3 can be executed in AArch64 state only.		
0b0010	EL3 can be executed in either AArch64 or AArch32 state.		

All other values are reserved.

EL2, bits [11:8]

EL2 Exception level handling. Defined values are:

EL2	Meaning
0b0000	EL2 is not implemented.
0b0001	EL2 can be executed in AArch64 state only.
0b0010	EL2 can be executed in either AArch64 or AArch32 state.

All other values are reserved.

EL1, bits [7:4]

EL1 Exception level handling. Defined values are:

EL1	Meaning
0b0001	EL1 can be executed in
	AArch64 state only.
0b0010	EL1 can be executed in either
	AArch64 or AArch32 state.

All other values are reserved.

EL0, bits [3:0]

ELO Exception level handling. Defined values are:

EL0	Meaning
0b0001	EL0 can be executed in
	AArch64 state only.
0b0010	EL0 can be executed in either
	AArch64 or AArch32 state.

All other values are reserved.

Accessing ID_AA64PFR0_EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, ID_AA64PFR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0100	0b000

```
if PSTATE.EL == ELO then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
        X[t, 64] = ID\_AA64PFR0\_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ID_AA64PFR0_EL1;
elsif PSTATE.EL == EL3 then
   X[t, 64] = ID\_AA64PFR0\_EL1;
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.