

---

## TLBIP RIPAS2LE1IS, TLBIP RIPAS2LE1ISNXS, TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable

The TLBIP RIPAS2LE1IS, TLBIP RIPAS2LE1ISNXS characteristics are:

### Purpose

If EL2 is implemented and enabled in the current Security state, invalidates cached copies of translation table entries from TLBs that meet all the following requirements:

- The entry is a 128-bit stage 2 only translation table entry, from the leaf level of the translation table walk, indicated by the TTL hint.

Or if FEAT\_D128 is implemented, and the entry is a 64-bit stage 2 only translation table entry, from the leaf level of the translation table walk, if TTL is 0b00.

- If FEAT\_RME is implemented, one of the following applies:
  - [SCR\\_EL3](#).{NSE, NS} is {0, 0} and the entry would be required to translate any IPA in the specified address range using the Secure EL1&0 translation regime.
  - [SCR\\_EL3](#).{NSE, NS} is {0, 1} and the entry would be required to translate any IPA in the specified address range using the Non-secure EL1&0 translation regime.
  - [SCR\\_EL3](#).{NSE, NS} is {1, 1} and the entry would be required to translate any IPA in the specified address range using the Realm EL1&0 translation regime.
- If FEAT\_RME is not implemented, one of the following applies:
  - [SCR\\_EL3](#).NS is 0 and the entry would be required to translate any IPA in the specified address range using the Secure EL1&0 translation regime.
  - [SCR\\_EL3](#).NS is 1 and the entry would be required to translate any IPA in the specified address range using the Non-secure EL1&0 translation regime.
- The entry would be used with the current VMID.



## Bits [127:108]

Reserved, res0.

## BaseADDR[55:12], bits [107:64]

The starting address for the range of the maintenance instructions.  
This field is BaseADDR[55:12] for all translation granules.

## NS, bit [63]

### When FEAT\_RME is implemented:

When the instruction is executed and [SCR\\_EL3](#).{NSE, NS} == {0, 0}, NS selects the IPA space.

NS	Meaning
0b0	IPA is in the Secure IPA space.
0b1	IPA is in the Non-secure IPA space.

When the instruction is executed and [SCR\\_EL3](#).{NSE, NS} == {1, 1}, this field is res0, and the instruction applies only to the Realm IPA space.

When the instruction is executed and [SCR\\_EL3](#).{NSE, NS} == {0, 1}, this field is res0, and the instruction applies only to the Non-secure IPA space.

### When FEAT\_SEL2 is implemented and FEAT\_RME is not implemented:

Not Secure. Specifies the IPA space.

NS	Meaning
0b0	IPA is in the Secure IPA space.
0b1	IPA is in the Non-secure IPA space.

When the instruction is executed in Non-secure state, this field is res0, and the instruction applies only to the Non-secure IPA space.

When FEAT\_SEL2 is not implemented, or if EL2 is disabled in the current Security state, this field is res0.

### Otherwise:

Reserved, res0.

## Bits [62:48]

Reserved, res0.

**TG, bits [47:46]**

Translation granule size.

<b>TG</b>	<b>Meaning</b>
0b00	Reserved.
0b01	4K translation granule.
0b10	16K translation granule.
0b11	64K translation granule.

The instruction takes a translation granule size for the translations that are being invalidated. If the translations used a different translation granule size than the one being specified, then the architecture does not require that the instruction invalidates any entries.

**SCALE, bits [45:44]**

The exponent element of the calculation that is used to produce the upper range.

**NUM, bits [43:39]**

The base element of the calculation that is used to produce the upper range.

**TTL, bits [38:37]**

TTL Level hint. The TTL hint is only guaranteed to invalidate:

- Non-leaf-level entries in the range up to but not including the level described by the TTL hint.
- Leaf-level entries in the range that match the level described by the TTL hint.

<b>TTL</b>	<b>Meaning</b>
0b00	The entries in the range can be using any level for the translation table entries.
0b01	The TTL hint indicates level 1. If FEAT_LPA2 is not implemented, when using a 16KB translation granule, this value is reserved and hardware should treat this field as 0b00.
0b10	The TTL hint indicates level 2.
0b11	The TTL hint indicates level 3.

## Bits [36:0]

Reserved, res0.

## Executing TLBIP RIPAS2LE1IS, TLBIP RIPAS2LE1ISNXS

Accesses to this instruction use the following encodings in the System instruction encoding space:

TLBIP RIPAS2LE1IS{, <Xt>, <Xt2>}

op0	op1	CRn	CRm	op2
0b01	0b100	0b1000	0b0000	0b110

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x14);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    AArch64.TLBIP_RIPAS2(SecurityStateAtEL(EL1),
        Regime_EL10, VMID[], Shareability_ISH,
        TLBILevel_Last, TLBI_AllAttr, X[t2, 64]:X[t, 64]);
elsif PSTATE.EL == EL3 then
    if !EL2Enabled() then
        return;
    else
        AArch64.TLBIP_RIPAS2(SecurityStateAtEL(EL1),
            Regime_EL10, VMID[], Shareability_ISH,
            TLBILevel_Last, TLBI_AllAttr, X[t2, 64]:X[t, 64]);
```

TLBIP RIPAS2LE1ISNXS{, <Xt>, <Xt2>}

op0	op1	CRn	CRm	op2
0b01	0b100	0b1001	0b0000	0b110

```
if !IsFeatureImplemented(FEAT_XS) then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x14);
    else
```

```

        UNDEFINED;
    elsif PSTATE.EL == EL2 then
        AArch64.TLBIP_RIPAS2(SecurityStateAtEL(EL1),
            Regime_EL10, VMID[], Shareability_ISH,
            TLBILevel_Last, TLBI_ExcludeXS, X[t2, 64]:X[t, 64]);
    elsif PSTATE.EL == EL3 then
        if !EL2Enabled() then
            return;
        else
            AArch64.TLBIP_RIPAS2(SecurityStateAtEL(EL1),
                Regime_EL10, VMID[], Shareability_ISH,
                TLBILevel_Last, TLBI_ExcludeXS, X[t2, 64]:X[t, 64]);
        end
    end
end

```

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.