<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Pseu

## **BFCVTN**

Multi-vector floating-point convert from single-precision to interleaved BFloat16 format

Convert to BFloat16 from single-precision, each element of the two source vectors, and place the two-way interleaved results in the half-width destination elements.

This instruction follows SME2 floating-point numerical behaviors corresponding to instructions that place their results in one or more SVE Z vectors.

This instruction is unpredicated.

## SME2 (FEAT\_SME2)

```
BFCVTN <Zd>.H, { <Zn1>.S-<Zn2>.S }

if !HaveSME2() then UNDEFINED;
integer n = UInt(Zn:'0');
integer d = UInt(Zd);
```

## **Assembler Symbols**

<zd></zd>	Is the name of the destination scalable vector register, encoded in the "Zd" field.
<zn1></zn1>	Is the name of the first scalable vector register of a multi- vector sequence, encoded as "Zn" times 2.
<zn2></zn2>	Is the name of the second scalable vector register of a multi-vector sequence, encoded as "Zn" times 2 plus 1.

## **Operation**

```
CheckStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer elements = VL DIV 32;
bits(VL) result;

bits(VL) operand1 = Z[n+0, VL];
bits(VL) operand2 = Z[n+1, VL];
for e = 0 to elements-1
   bits(32) element1 = Elem[operand1, e, 32];
   bits(32) element2 = Elem[operand2, e, 32];
   bits(16) res1 = FPConvertBF(element1, FPCR[]);
   bits(16) res2 = FPConvertBF(element2, FPCR[]);
```

```
Elem[result, 2*e + 0, 16] = res1;
Elem[result, 2*e + 1, 16] = res2;
Z[d, VL] = result;
```

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu