GICH_ELRSR, Empty List Register Status Register

The GICH ELRSR characteristics are:

Purpose

Indicates which List registers contain valid interrupts.

Configuration

This register is present only when FEAT_GICv3_LEGACY is implemented and EL2 is implemented. Otherwise, direct accesses to GICH_ELRSR are res0.

This register is available when the GIC implementation supports interrupt virtualization.

Attributes

GICH ELRSR is a 32-bit register.

Field descriptions

31302928272625242322212019181716	15	14	13	12	11	10	9	
RES0	Status15	Status14	Status13	Status12	Status11	Status10	Status9	Sta

Bits [31:16]

Reserved, res0.

Status<n>, bit [n], for n = 15 to 0

Status bit for List register <n>:

Status <n></n>	Meaning
0b0	GICH_LR <n>, if implemented, contains a valid interrupt. Using this List register can result in overwriting a valid interrupt.</n>

0b1	GICH_LR <n> does not</n>
	contain a valid interrupt.
	The List register is empty
	and can be used without
	overwriting a valid
	interrupt or losing an EOI
	maintenance interrupt.

For any <u>GICH_LR<n></u> register, the corresponding status bit is set to 1 if <u>GICH_LR<n></u>.State is 0b00 and either:

```
• <u>GICH_LR<n></u>.HW == 1.
• <u>GICH_LR<n></u>.EOI == 0.
```

The reset behavior of this field is:

• On a Warm reset, this field resets to 1.

Accessing GICH ELRSR

This register is used only when System register access is not enabled. When System register access is enabled:

- For AArch32 implementations, <u>ICH_ELRSR</u> provides equivalent functionality.
- For AArch64 implementations, <u>ICH_ELRSR_EL2</u> provides equivalent functionality.

Bits corresponding to unimplemented List registers are res0.

GICH_ELRSR can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
GIC Virtual interface control	0x0030	GICH_ELRSR

This interface is accessible as follows:

- When GICD CTLR.DS == 0, accesses to this register are **RO**.
- When an access is Secure, accesses to this register are **RO**.
- When an access is Non-secure, accesses to this register are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	Registers	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.