# PMCNTENCLR\_ELO, Performance Monitors Count Enable Clear Register

The PMCNTENCLR EL0 characteristics are:

## **Purpose**

Disables the Cycle Count Register, PMU.PMCCNTR\_EL0, and any implemented event counters <a href="PMEVCNTR<n">PMEVCNTR<n</a>. Reading this register shows which counters are enabled.

# **Configuration**

External register PMCNTENCLR\_EL0 bits [31:0] are architecturally mapped to AArch64 System register <a href="MCNTENCLR\_EL0[31:0]">PMCNTENCLR\_EL0[31:0]</a> when FEAT\_PMUv3\_EXT32 is implemented, FEAT\_PMUv3p9 is not implemented and FEAT\_PMUv3 ICNTR is not implemented.

External register PMCNTENCLR\_EL0 bits [31:0] are architecturally mapped to AArch64 System register <a href="MCNTENSET\_EL0[31:0]">PMCNTENSET\_EL0[31:0]</a> when FEAT\_PMUv3\_EXT32 is implemented, FEAT\_PMUv3p9 is not implemented and FEAT\_PMUv3\_ICNTR is not implemented.

External register PMCNTENCLR\_EL0 bits [63:0] are architecturally mapped to AArch64 System register <a href="MCNTENCLR\_EL0[63:0]">PMCNTENCLR\_EL0[63:0]</a> when FEAT\_PMUv3\_EXT64 is implemented, or FEAT\_PMUv3p9 is implemented or FEAT\_PMUv3 ICNTR is implemented.

External register PMCNTENCLR\_EL0 bits [63:0] are architecturally mapped to AArch64 System register <a href="MCNTENSET\_EL0[63:0]">PMCNTENSET\_EL0[63:0]</a> when FEAT\_PMUv3\_EXT64 is implemented, or FEAT\_PMUv3p9 is implemented or FEAT\_PMUv3 ICNTR is implemented.

External register PMCNTENCLR\_EL0 bits [31:0] are architecturally mapped to AArch32 System register PMCNTENCLR[31:0].

External register PMCNTENCLR\_EL0 bits [31:0] are architecturally mapped to AArch32 System register PMCNTENSET[31:0].

This register is present only when FEAT\_PMUv3\_EXT is implemented. Otherwise, direct accesses to PMCNTENCLR\_EL0 are res0.

PMCNTENCLR\_EL0 is in the Core power domain.

### **Attributes**

PMCNTENCLR\_EL0 is a:

- 64-bit register when FEAT\_PMUv3\_EXT64 is implemented, or FEAT\_PMUv3p9 is implemented or FEAT\_PMUv3\_ICNTR is implemented
- 32-bit register otherwise

This register is part of the **PMU** block.

# **Field descriptions**

# When FEAT\_PMUv3\_EXT64 is implemented, or FEAT\_PMUv3p9 is implemented or FEAT\_PMUv3\_ICNTR is implemented:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36

RESO

C|P30|P29|P28|P27|P26|P25|P24|P23|P22|P21|P20|P19|P18|P17|P16|P15|P14|P13|P12|P11|P10|P9|P8|P7|P6|P5|P4|
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4

#### Bits [63:33]

Reserved, res0.

# F0, bit [32] When FEAT PMUv3 ICNTR is implemented:

PMU.PMICNTR\_EL0 disable. On writes, allows software to disable PMU.PMICNTR\_EL0. On reads, returns the PMU.PMICNTR\_EL0 enable status.

FO	Meaning
0b0	PMU.PMICNTR_EL0 disabled.
0b1	PMU.PMICNTR_EL0 enabled.

The reset behavior of this field is:

 On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- When SoftwareLockStatus(), access to this field is **RO**.
- Otherwise, access to this field is **W1C**.

#### Otherwise:

Reserved, res0.

#### C, bit [31]

PMU.PMCCNTR\_EL0 disable. On writes, allows software to disable PMU.PMCCNTR\_EL0. On reads, returns the PMU.PMCCNTR\_EL0 enable status.

C	Meaning
0b0	PMU.PMCCNTR_EL0 disabled.
0b1	PMU.PMCCNTR_EL0 enabled.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- When SoftwareLockStatus(), access to this field is **RO**.
- Otherwise, access to this field is W1C.

#### P < m >, bit [m], for m = 30 to 0

<u>PMEVCNTR<m>\_EL0</u> disable. On writes, allows software to disable <u>PMEVCNTR<m>\_EL0</u>. On reads, returns the <u>PMEVCNTR<m>\_EL0</u> enable status.

P <m></m>	Meaning
0b0	$\underline{PMEVCNTR} < m > \underline{EL0}$ disabled.
0b1	$\underline{PMEVCNTR} < m > \underline{EL0}$ enabled.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- When m >= NUM\_PMU\_COUNTERS, access to this field is RAZ/WI
- When SoftwareLockStatus(), access to this field is **RO**.
- Otherwise, access to this field is **W1C**.

#### Otherwise:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 CP30P29P28P27P26P25P24P23P22P21P20P19P18P17P16P15P14P13P12P11P10P9P8P7P6P5P4

#### C, bit [31]

PMU.PMCCNTR\_EL0 disable. On writes, allows software to disable PMU.PMCCNTR\_EL0. On reads, returns the PMU.PMCCNTR\_EL0 enable status.

С	Meaning
0b0	PMU.PMCCNTR_EL0 disabled.
0b1	PMU.PMCCNTR_EL0 enabled.

The reset behavior of this field is:

 On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- When SoftwareLockStatus(), access to this field is RO.
- Otherwise, access to this field is **W1C**.

#### P < m >, bit [m], for m = 30 to 0

<u>PMEVCNTR<m>\_EL0</u> disable. On writes, allows software to disable <u>PMEVCNTR<m>\_EL0</u>. On reads, returns the <u>PMEVCNTR<m>\_EL0</u> enable status.

P <m></m>	Meaning
0b0	<pre>PMEVCNTR<m>_EL0 disabled.</m></pre>
0b1	$\underline{PMEVCNTR} < m > \underline{EL0}$ enabled.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- When m >= NUM\_PMU\_COUNTERS, access to this field is RAZ/WI.
- When SoftwareLockStatus(), access to this field is **RO**.
- Otherwise, access to this field is **W1C**.

## **Accessing PMCNTENCLR\_EL0**

#### **Note**

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accesses to this register use the following encodings:

# When FEAT\_PMUv3\_EXT64 is implemented, or FEAT\_PMUv3\_ICNTR is implemented or FEAT\_PMUv3p9 is implemented [63:0] Accessible at offset 0xC20 from PMIJ

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
- When FEAT\_PMUv3\_EXT32 is implemented and SoftwareLockStatus(), accesses to this register are **RO**.
- Otherwise, accesses to this register are **RW**.

When FEAT\_PMUv3\_EXT32 is implemented, FEAT\_PMUv3\_ICNTR is not implemented and FEAT\_PMUv3p9 is not implemented [31:0] Accessible at offset 0xC20 from PMU

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
- When SoftwareLockStatus(), accesses to this register are **RO**.
- Otherwise, accesses to this register are **RW**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.