AArch64 Instructions Index by Encoding

External Registers

# EDAA32PFR, External Debug Auxiliary Processor Feature Register

The EDAA32PFR characteristics are:

## **Purpose**

Provides information about implemented PE features.

#### **Note**

The register mnemonic, EDAA32PFR, is derived from previous definitions of this register that defined this register only when AArch64 was not supported.

For general information about the interpretation of the ID registers, see 'Principles of the ID scheme for fields in ID registers'.

## **Configuration**

The power domain of EDAA32PFR is implementation defined.

### **Attributes**

EDAA32PFR is a 64-bit register.

## Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RES0					
RES0	MSA_frac	EL3	EL2	PMSA	VMSA
31 30 29 28 27 26 25 24 23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0

#### Bits [63:20]

Reserved, res0.

## MSA\_frac, bits [19:16] When EDAA32PFR.PMSA == 0b0000 and EDAA32PFR.VMSA == 0b1111:

Memory System Architecture fractional field. This holds the information on additional Memory System Architectures supported. Defined values are:

MSA_frac	Meaning			
0b0001	PMSAv8-64 supported in all			
	translation regimes.			
	VMSAv8-64 not supported.			
0b0010	PMSAv8-64 supported in all			
	translation regimes. In			
	addition to PMSAv8-64,			
	stage 1 EL1&0 translation			
	regime also supports			
	VMSAv8-64.			

All other values are reserved.

#### Otherwise:

Reserved, res0.

### EL3, bits [15:12] When EDPFR.EL3 == 0b0000:

AArch32 EL3 Exception level handling. Defined values are:

EL3	Meaning
000000	EL3 is not implemented or can
	be executed in AArch64 state.
0b0001	EL3 can be executed in
	AArch32 state only.

All other values are reserved.

#### **Note**

EDPFR. {EL1, EL0} indicate whether EL1 and EL0 can only be executed in AArch32 state.

#### Otherwise:

Reserved, RAZ.

## EL2, bits [11:8] When EDPFR.EL2 == 0b0000:

AArch32 EL2 Exception level handling. Defined values are:

EL2	Meaning
0b0000	EL2 is not implemented or can
	be executed in AArch64 state.

0b0001	EL2 can be executed in
	AArch32 state only.

All other values are reserved.

#### Note

EDPFR. {EL1, EL0} indicate whether EL1 and EL0 can only be executed in AArch32 state.

#### Otherwise:

Reserved, RAZ.

## **PMSA**, bits [7:4]

Indicates support for a 32-bit PMSA. Defined values are:

PMSA	Meaning
0b0000	PMSA-32 not supported.
0b0100	PMSAv8-32 supported.

All other values are reserved.

In Armv8-A, the only permitted value is 0b0000.

### VMSA, bits [3:0] When EDAA32PFR.PMSA != 0b0000:

Indicates support for a VMSA in addition to a 32-bit PMSA Defined values are:

VMSA	Meaning
0b0000	VMSA not supported.

All other values are reserved.

### When EDAA32PFR.PMSA == 0b0000:

Defined values are:

VMSA	Meaning
000000	VMSAv8-64 supported.
0b1111	Memory system architecture described by EDAA32PFR.MSA_frac.

All other values are reserved.

In Armv8-A, the only permitted value is 0b0000.

#### Otherwise:

Reserved, RAZ.

## **Accessing EDAA32PFR**

## **EDAA32PFR** can be accessed through the external debug interface:

Component	Offset	Instance
Debug	0xD60	EDAA32PFR

This interface is accessible as follows:

- When IsCorePowered() and !DoubleLockStatus(), accesses to this register are **RO**.
- Otherwise, accesses to this register are **IMPDEF**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.