TRCIDR5, ID Register 5

The TRCIDR5 characteristics are:

Purpose

Returns the tracing capabilities of the trace unit.

Configuration

External register TRCIDR5 bits [31:0] are architecturally mapped to AArch64 System register TRCIDR5[31:0].

This register is present only when FEAT_ETE is implemented and FEAT_TRC_EXT is implemented. Otherwise, direct accesses to TRCIDR5 are res0.

Attributes

TRCIDR5 is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22 2120191817161514131211 10 9 876543210 OENUMCNITRIMSERISE ATBTRIG TRACEIDSIZE RESO NUMEXINUMENTIN

OE, bit [31]

Indicates support for the ETE Trace Output Enable.

OE	Meaning
0b0	ETE Trace Output Enable is not
	implemented.
0b1	ETE Trace Output Enable is
	implemented.

When FEAT_ETEv1p3 is implemented and when any implementation defined trace output interface is implemented, this field is 1.

This field has an implementation defined value.

Access to this field is **RO**.

NUMCNTR, bits [30:28]

Indicates the number of Counters that are available for tracing.

NUMCNTR	Meaning
0b000	No Counters are available.
0b001	One Counter implemented.
0b010	Two Counters implemented.
0b011	Three Counters implemented.
0b100	Four Counters implemented.

All other values are reserved.

If TRCIDR4.NUMRSPAIR == 0b0000 then this field is 0b000.

NUMSEQSTATE, bits [27:25]

Indicates if the Sequencer is implemented and the number of Sequencer states that are implemented.

NUMSEQSTATE	Meaning
00000	The Sequencer is not implemented.
0b100	Four Sequencer states are implemented.

All other values are reserved.

If TRCIDR4.NUMRSPAIR == 0b0000 then this field is 0b000.

Bit [24]

Reserved, res0.

LPOVERRIDE, bit [23]

Indicates support for Low-power Override Mode.

LPOVERRIDE	Meaning
0b0	The trace unit does not
	support Low-power
	Override Mode.
0b1	The trace unit supports
	Low-power Override
	Mode.

ATBTRIG, bit [22]

Indicates if the implementation can support ATB triggers.

ATBTRIG	Meaning
0b0	The implementation does not
	support ATB triggers.
0b1	The implementation
	supports ATB triggers.

If $\underline{\mathsf{TRCIDR4}}.\mathsf{NUMRSPAIR} == 0b0000$ then this field is 0.

TRACEIDSIZE, bits [21:16]

Indicates the trace ID width.

TRACEIDSIZE	Meaning
0b000000	The external trace
	interface is not
	implemented.
0b000111	The implementation
	supports a 7-bit trace
	ID.

All other values are reserved.

Note that AMBA ATB requires a 7-bit trace ID width.

Bits [15:12]

Reserved, res0.

NUMEXTINSEL, bits [11:9]

NUMEXTINSEL	Meaning
0b000	No External Input
	Selector resources
	are available.
0b001	1 External Input
	Selector resource is
	available.
0b010	2 External Input
	Selector resources
	are available.
0b011	3 External Input
	Selector resources
	are available.
0b100	4 External Input
	Selector resources
	are available.

All other values are reserved.

NUMEXTIN, bits [8:0]

Indicates how many External Inputs are implemented.

NUMEXTIN	Meaning
0b111111111	Unified PMU event
	selection.

All other values are reserved.

Accessing TRCIDR5

TRCIDR5 can be accessed through the external debug interface:

Component	Offset	Instance	
ETE	0x1F4	TRCIDR5	

This interface is accessible as follows:

- When OSLockStatus() or !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.