CAS, CASA, CASAL, CASL

Compare and Swap word or doubleword in memory reads a 32-bit word or 64-bit doubleword from memory, and compares it against the value held in a first register. If the comparison is equal, the value in a second register is written to memory. If the write is performed, the read and write occur atomically such that no other modification of the memory location can take place between the read and write.

- CASA and CASAL load from memory with acquire semantics.
- CASL and CASAL store to memory with release semantics.
- CAS has neither acquire nor release semantics.

For more information about memory ordering semantics, see *Load-Acquire*, Store-Release.

For information about memory accesses, see *Load/Store addressing modes*. The architecture permits that the data read clears any exclusive monitors associated with that location, even if the compare subsequently fails. If the instruction generates a synchronous Data Abort, the register which is compared and loaded, that is <Ws>, or <Xs>, is restored to the value held in the register before the instruction was executed.

No offset (FEAT LSE)

31 30 29 28 27	7 26 25	24 2	23 22	21	20 19 18 17 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 x 0 0 1	0 0	0	1 L	1	Rs	00	1	1	1	1	1			Rn					Rt		
size																					

32-bit CAS (size ==
$$10 \&\& L == 0 \&\& o0 == 0$$
)

CAS
$$\langle Ws \rangle$$
, $\langle Wt \rangle$, $[\langle Xn | SP \rangle \{, \#0\}]$

32-bit CASA (size ==
$$10 \&\& L == 1 \&\& o0 == 0$$
)

CASA
$$\langle Ws \rangle$$
, $\langle Wt \rangle$, [$\langle Xn | SP \rangle \{, \#0\}$]

32-bit CASAL (size ==
$$10 \&\& L == 1 \&\& o0 == 1$$
)

CASAL
$$\langle Ws \rangle$$
, $\langle Wt \rangle$, $[\langle Xn | SP \rangle \{, \#0\}]$

CASL
$$\langle Ws \rangle$$
, $\langle Wt \rangle$, $[\langle Xn | SP \rangle \{, \#0\}]$

```
64-bit CAS (size == 11 && L == 0 && o0 == 0)
         CAS < Xs >, < Xt >, [< Xn | SP > {, #0}]
64-bit CASA (size == 11 \&\& L == 1 \&\& o0 == 0)
         CASA \langle Xs \rangle, \langle Xt \rangle, [\langle Xn | SP \rangle \{, \#0\}]
64-bit CASAL (size == 11 \&\& L == 1 \&\& o0 == 1)
         CASAL \langle Xs \rangle, \langle Xt \rangle, [\langle Xn | SP \rangle \{, \#0\}]
64-bit CASL (size == 11 \&\& L == 0 \&\& o0 == 1)
        CASL \langle Xs \rangle, \langle Xt \rangle, [\langle Xn | SP \rangle \{, \#0\}]
    if !IsFeatureImplemented(FEAT_LSE) then UNDEFINED;
    integer n = UInt(Rn);
    integer t = UInt(Rt);
    integer s = UInt(Rs);
    constant integer datasize = 8 << UInt(size);</pre>
    integer regsize = if datasize == 64 then 64 else 32;
    boolean acquire = L == '1';
    boolean release = o0 == '1';
    boolean tagchecked = n != 31;
```

Assembler Symbols

<ws></ws>	Is the 32-bit name of the general-purpose register to be compared and loaded, encoded in the "Rs" field.
<wt></wt>	Is the 32-bit name of the general-purpose register to be conditionally stored, encoded in the "Rt" field.
<xs></xs>	Is the 64-bit name of the general-purpose register to be compared and loaded, encoded in the "Rs" field.
<xt></xt>	Is the 64-bit name of the general-purpose register to be conditionally stored, encoded in the "Rt" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Operation

```
bits(64) address;
bits(datasize) comparevalue;
bits(datasize) newvalue;
bits(datasize) data;

AccessDescriptor accdesc = CreateAccDescAtomicOp(MemAtomicOp CAS, acqui
```

```
comparevalue = X[s, datasize];
newvalue = X[t, datasize];

if n == 31 then
        CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];

data = MemAtomic(address, comparevalue, newvalue, accdesc);
X[s, regsize] = ZeroExtend(data, regsize);
```

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu