

## TRCEXTINSELR<n>, External Input Select Register <n>, n = 0 - 3

The TRCEXTINSELR<n> characteristics are:

### Purpose

Use this to set, or read, which External Inputs are resources to the trace unit.

The name TRCEXTINSELR is an alias of TRCEXTINSELR0.

### Configuration

External register TRCEXTINSELR<n> bits [31:0] are architecturally mapped to AArch64 System register [TRCEXTINSELR<n>\[31:0\]](#).

This register is present only when FEAT\_ETE is implemented, FEAT\_TRC\_EXT is implemented and  $\text{UInt}(\text{TRCIDR5.NUMEXTINSEL}) > n$ . Otherwise, direct accesses to TRCEXTINSELR<n> are res0.

### Attributes

TRCEXTINSELR<n> is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<a href="#">RES0</a>																<a href="#">evtCount</a>															

#### Bits [31:16]

Reserved, res0.

#### evtCount, bits [15:0]

PMU event to select.

The event number as defined by the Arm ARM.

Software must program this field with a PMU event that is supported by the PE being programmed.

There are three ranges of PMU event numbers:

- PMU event numbers in the range 0x0000 to 0x003F are common architectural and microarchitectural events.
- PMU event numbers in the range 0x0040 to 0x00BF are Arm recommended common architectural and microarchitectural PMU events.
- PMU event numbers in the range 0x00C0 to 0x03FF are implementation defined PMU events.

If evtCount is programmed to a PMU event that is reserved or not supported by the PE, the behavior depends on the PMU event type:

- For the range 0x0000 to 0x003F, then the PMU event is not active, and the value returned by a direct or external read of the evtCount field is the value written to the field.
- For implementation defined PMU events, it is unpredictable what PMU event, if any, is counted, and the value returned by a direct or external read of the evtCount field is unknown.

unpredictable means the PMU event must not expose privileged information.

Arm recommends that the behavior across a family of implementations is defined such that if a given implementation does not include a PMU event from a set of common implementation defined PMU events, then no PMU event is counted and the value read back on evtCount is the value written.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

## Accessing TRCEXTINSEL<n>

Must be programmed if any of the following is true:

[TRCRSCTL<a>](#).GROUP == 0b0000 and [TRCRSCTL<a>](#).EXTIN[n] == 1.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

**TRCEXTINSEL<n> can be accessed through the external debug interface:**

Component	Offset	Instance
ETE	0x120 + (4 * n)	TRCEXTINSEL<n>

This interface is accessible as follows:

- When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.