<u>x by</u>	<u>Sh</u>
ding	<u>Pseuc</u>

ST1D (vector plus immediate)

Scatter store doublewords from a vector (immediate index)

Scatter store of doublewords from the active elements of a vector register to the memory addresses generated by a vector base plus immediate index. The index is a multiple of 8 in the range 0 to 248. Inactive elements are not written to memory.

This instruction is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

31302928272625	24	23	2221	2019181716	15 14 13	121110	98765	4 3 2 1 0
1 1 1 0 0 1 0	1	1	1 0	imm5	1 0 1	Pg	Zn	Zt
	msz<1>	msz<0>						

```
ST1D { <Zt>.D }, <Pg>, [<Zn>.D{, #<imm>}]
```

```
if !HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Zn);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 64;
integer offset = UInt(imm5);
```

Assembler Symbols

<zt></zt>	Is the name of the scalable vector register to be transferred, encoded in the "Zt" field.
<pg></pg>	Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.
<zn></zn>	Is the name of the base scalable vector register, encoded in the "Zn" field.
<imm></imm>	Is the optional unsigned immediate byte offset, a multiple of 8 in the range 0 to 248, defaulting to 0, encoded in the "imm5" field.

Operation

```
CheckNonStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(PL) mask = P[g, PL];
bits(VL) base;
bits(VL) src;
constant integer mbytes = msize DIV 8;
boolean contiguous = FALSE;
```

```
boolean nontemporal = FALSE;
boolean tagchecked = TRUE;
AccessDescriptor accdesc = CreateAccDescSVE (MemOp_STORE, nontemporal, of

if AnyActiveElement (mask, esize) then
   base = Z[n, VL];
   src = Z[t, VL];

for e = 0 to elements-1
   if ActivePredicateElement (mask, e, esize) then
        bits(64) addr = ZeroExtend (Elem[base, e, esize], 64) + offset *
        Mem[addr, mbytes, accdesc] = Elem[src, e, esize] <msize-1:0>;
```

Operational information

If FEAT_SVE2 is implemented or FEAT_SME is implemented, then if PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.