ID_AA64MMFR0_EL1, AArch64 Memory Model Feature Register 0

The ID AA64MMFR0 EL1 characteristics are:

Purpose

Provides information about the implemented memory model and memory management support in AArch64 state.

For general information about the interpretation of the ID registers, see 'Principles of the ID scheme for fields in ID registers'.

Configuration

There are no configuration notes.

Attributes

ID AA64MMFR0 EL1 is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32							
ECV	FGT	RE	50	ExS	TGran4_2	TGran64_	2TGran16_2
TGran4	TGran64	TGran16	BigEndEL0	SNSMem	BigEnd	ASIDBits	PARange
31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0

ECV, bits [63:60]

Indicates presence of Enhanced Counter Virtualization. Defined values are:

ECV	Meaning
0b0000	Enhanced Counter Virtualization is not implemented.
0b0001	Enhanced Counter Virtualization is implemented. Supports CNTHCTL_EL2 .{EL1TVT, EL1TVCT, EL1NVPCT, EL1NVVCT, EVNTIS}, CNTKCTL_EL1 .EVNTIS, CNTCTL_EL1 . counter
2. 22.	views, and <u>CNTVCTSS_EL0</u> counter views. Extends the <u>PMSCR_EL1</u> .PCT, <u>PMSCR_EL2</u> .PCT, <u>TRFCR_EL1</u> .TS, and <u>TRFCR_EL2</u> .TS fields.
0b0010	As 0b0001, and also includes support for <u>CNTHCTL_EL2</u> .ECV and <u>CNTPOFF_EL2</u> .

FEAT_ECV implements the functionality identified by the values 0b0001 and 0b0010.

From Armv8.6, the only permitted values are 0b0001 and 0b0010.

FGT, bits [59:56]

Indicates presence of the Fine-Grained Trap controls. Defined values are:

FGT	Meaning
000000	Fine-grained trap controls are not implemented.
0b0001	Fine-grained trap controls are implemented. Supports:
	• If EL2 is implemented, the <u>HAFGRTR_EL2</u> , <u>HDFGRTR_EL</u>
	<u>HFGRTR_EL2</u> , <u>HFGITR_EL2</u> and <u>HFGWTR_EL2</u> registers,
	traps. • If EL2 is implemented, MDCR EL2.TDCC.
	• If EL3 is implemented, MDCR EL3.TDCC.
	• If both EL2 and EL3 are implemented, <u>SCR_EL3</u> .FGTEn.
0b0010	As 0b0001, and also includes support for:
0.00010	716 050001, difa diso inorados sapport for.
	 If EL2 is implemented, the <u>HDFGRTR2_EL2</u>, <u>HDFGWTR2</u>
	HFGRTR2_EL2, and HFGWTR2_EL2 registers, and their a
	 If both EL2 and EL3 are implemented, <u>SCR_EL3</u>.FGTEn2.

All other values are reserved.

FEAT_FGT implements the functionality identified by the value 0b0001.

FEAT_FGT2 implements the functionality identified by the value 0b0010.

From Armv8.6, the value 0b0000 is not permitted.

From Armv8.9, the value 0b0001 is not permitted.

Bits [55:48]

Reserved, res0.

ExS, bits [47:44]

Indicates support for disabling context synchronizing exception entry and exit. Defined values are:

ExS	Meaning
000000	All exception entries and exits
	are context synchronization
	events.
0b0001	Non-context synchronizing
	exception entry and exit are
	supported.

FEAT_ExS implements the functionality identified by the value 0b0001.

TGran4_2, bits [43:40]

Indicates support for 4KB memory granule size at stage 2. Defined values are:

TGran4_2	Meaning	Applies when
000000	Support for 4KB granule at stage 2 is identified in the ID_AA64MMFR0_EL1.TGran4 field.	
0b0001	4KB granule not supported at stage 2.	
0b0010	4KB granule supported at stage 2.	
0b0011	4KB granule at stage 2 supports 52-bit input addresses and can describe 52-bit output addresses.	When FEAT_LPA2 is implemented

All other values are reserved.

The 0b0000 value is deprecated.

Note

This field does not follow the standard ID scheme. See Alternative ID scheme used for ID_AA64MMFR0_EL1 stage 2 granule sizes for more information.

TGran64_2, bits [39:36]

Indicates support for 64KB memory granule size at stage 2. Defined values are:

TGran64 2	Meaning	

000000	Support for 64KB granule at stage 2 is identified in the ID_AA64MMFR0_EL1.TGran64
	field.
0b0001	64KB granule not supported at
	stage 2.
0b0010	64KB granule supported at
	stage 2.

The 0b0000 value is deprecated.

Note

This field does not follow the standard ID scheme. See Alternative ID scheme used for ID_AA64MMFR0_EL1 stage 2 granule sizes for more information.

TGran16_2, bits [35:32]

Indicates support for 16KB memory granule size at stage 2. Defined values are:

TGran16_2	Meaning	Applies when
000000	Support for 16KB granule at stage 2 is identified in the ID_AA64MMFR0_EL1.TGran16 field.	
0b0001	16KB granule not supported at stage 2.	
0b0010	16KB granule supported at stage 2.	
0b0011	16KB granule at stage 2 supports 52-bit input addresses and can describe 52-bit output addresses.	When FEAT_LPA2 is implemented

All other values are reserved.

The 0b0000 value is deprecated.

Note

This field does not follow the standard ID scheme. See Alternative ID scheme used for ID_AA64MMFR0_EL1 stage 2 granule sizes for more information.

TGran4, bits [31:28]

Indicates support for 4KB memory translation granule size. Defined values are:

TGran4	Meaning	Applies when
0b0000	4KB granule supported.	
0b0001	4KB granule supports 52-bit input addresses and can describe 52-bit output addresses.	When FEAT_LPA2 is implemented
0b1111	4KB granule not supported.	

All other values are reserved.

TGran64, bits [27:24]

Indicates support for 64KB memory translation granule size. Defined values are:

TGran64	Meaning
0b0000	64KB granule supported.
0b1111	64KB granule not supported.

All other values are reserved.

TGran16, bits [23:20]

Indicates support for 16KB memory translation granule size. Defined values are:

TGran16 Meaning	Applies when
-----------------	-----------------

0b0000	16KB granule not supported.	
0b0001	16KB granule supported.	
0b0010	16KB granule supports 52-bit input addresses and can describe 52-bit output addresses.	When FEAT_LPA2 is implemented

BigEndELO, bits [19:16]

Indicates support for mixed-endian at ELO only. Defined values are:

BigEndEL0	Meaning	
0b0000	No mixed-endian support	
	at EL0. The	
	SCTLR EL1.E0E bit has a	
	fixed value.	
0b0001	Mixed-endian support at	
	EL0. The SCTLR_EL1.E0E	
	bit can be configured.	

All other values are reserved.

This field is invalid and is res0 if $ID_AA64MMFR0_EL1.BigEnd$ is not 0b0000.

SNSMem, bits [15:12]

Indicates support for a distinction between Secure and Non-secure Memory. Defined values are:

SNSMem	Meaning
0b0000	Does not support a
	distinction between Secure
	and Non-secure Memory.
0b0001	Does support a distinction
	between Secure and Non-
	secure Memory.

Note

If EL3 is implemented, the value 0b0000 is not permitted.

All other values are reserved.

BigEnd, bits [11:8]

Indicates support for mixed-endian configuration. Defined values are:

BigEnd	Meaning
0b00d0	No mixed-endian support. The SCTLR_ELx.EE bits have a fixed value. See the BigEndEL0 field, bits[19:16], for whether EL0 supports mixed-endian.
0b0001	Mixed-endian support. The SCTLR_ELx.EE and SCTLR_EL1.E0E bits can be configured.

All other values are reserved.

ASIDBits, bits [7:4]

Number of ASID bits. Defined values are:

ASIDBits	Meaning
0b0000	8 bits.
0b0010	16 bits.

All other values are reserved.

PARange, bits [3:0]

Physical Address range supported. Defined values are:

PARange	Meaning	Applies when
000000	32 bits, 4GB.	
0b0001	36 bits, 64GB.	
0b0010	40 bits, 1TB.	
0b0011	42 bits, 4TB.	
0b0100	44 bits, 16TB.	

0b0101	48 bits, 256TB.		
0b0110	52 bits, 4PB.	When FEAT_LPA is implemented or FEAT_LPA2 is implemented	
0b0111	56 bits, 64PB.	When FEAT_D128 is implemented	_

Accessing ID_AA64MMFR0_EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, ID_AA64MMFR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0111	0b000

```
if PSTATE.EL == ELO then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID\_AA64MMFR0\_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ID\_AA64MMFR0\_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID\_AA64MMFR0\_EL1;
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.