AArch64 Instructions

Index by Encoding

External Registers

HFGRTR2 EL2, Hypervisor Fine-Grained Read Trap Register 2

The HFGRTR2 EL2 characteristics are:

Purpose

Provides controls for traps of MRS and MRC reads of System registers.

Configuration

This register is present only when FEAT FGT2 is implemented. Otherwise, direct accesses to HFGRTR2 EL2 are undefined.

Attributes

HFGRTR2 EL2 is a 64-bit register.

Field descriptions

6362616059585756555453525150494847464544434241403938373635 34

RES0

nRCWSMASK EL1 nERXGSR EL1 nPFAF

RES0 31302928272625242322212019181716151413121110 9 8 7 6 5 4 3

Bits [63:3]

Reserved, res0.

nRCWSMASK EL1, bit [2] When FEAT THE is implemented:

Trap MRS or MRRS reads of RCWSMASK EL1 at EL1 using AArch64 to EL2.

nRCWSMASK EL1 Meaning

If EL2 is 0b0 implemented and enabled in the current Security state, then MRS or MRRS reads of RCWSMASK EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0×18 for 64-bit. access and 0x14 for 128-bit access, unless the read generates a higher priority exception. MRS or MRRS reads 0b1 of RCWSMASK EL1 are not trapped by this mechanism.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nERXGSR_EL1, bit [1] When FEAT_RASv2 is implemented:

Trap MRS reads of ERXGSR EL1 at EL1 using AArch64 to EL2.

nERXGSR EL1	Meaning

0b0	If EL2 is implemented and enabled in the current Security state, then MRS reads of ERXGSR_EL1 at EL1 using AArch64 are
	trapped to EL2 and reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.
0b1	MRS reads of
	ERXGSR EL1 are not
	trapped by this
	mechanism.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

Accessing this field has the following behavior:

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR EL1.NUM is zero.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPFAR_EL1, bit [0] When FEAT_PFAR is implemented:

Trap MRS reads of <u>PFAR EL1</u> at EL1 using AArch64 to EL2.

|--|

0d0	If EL2 is implemented and enabled in the current Security state, then MRS
	reads of <u>PFAR_EL1</u> at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read generates
	a higher priority
	exception.
0b1	MRS reads of PFAR_EL1
	are not trapped by this
	mechanism.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Accessing HFGRTR2_EL2

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, HFGRTR2_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0011	0b0001	0b010

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        X[t, 64] = NVMem[0x2C0];
```

```
elsif EL2Enabled() && HCR EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.FGTEn2 == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR EL3.FGTEn2 == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = HFGRTR2\_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = HFGRTR2\_EL2;
```

MSR HFGRTR2_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0011	0b0001	0b010

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        NVMem[0x2C0] = X[t, 64];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.FGTEn2 == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR_EL3.FGTEn2 == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        HFGRTR2\_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    HFGRTR2\_EL2 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.