AArch64 Instructions Index by Encoding External Registers

# TRCIMSPECO, IMP DEF Register 0

The TRCIMSPEC0 characteristics are:

### **Purpose**

TRCIMSPEC0 shows the presence of any implementation defined features, and provides an interface to enable the features that are provided.

## **Configuration**

AArch64 System register TRCIMSPEC0 bits [31:0] are architecturally mapped to External register TRCIMSPEC0[31:0].

This register is present only when FEAT\_ETE is implemented and FEAT\_TRC\_SR is implemented. Otherwise, direct accesses to TRCIMSPEC0 are undefined.

### **Attributes**

TRCIMSPEC0 is a 64-bit register.

## Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RES0		
RES0	EN	SUPPORT
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4	3 2 1 0

#### Bits [63:8]

Reserved, res0.

# EN, bits [7:4] When TRCIMSPECO.SUPPORT != 0b0000:

Enable. Controls whether the implementation defined features are enabled.

EN	Meaning
0b0000	The implementation defined
	features are not enabled. The
	trace unit must behave as if the
	implementation defined
	features are not supported.

0b0001	The trace unit behavior is implementation defined.
0b0010	The trace unit behavior is
000010	implementation defined.
0b0011	The trace unit behavior is
110000	implementation defined.
01-0100	The trace unit behavior is
0b0100	
01 01 01	implementation defined.
0b0101	The trace unit behavior is
	implementation defined.
0b0110	The trace unit behavior is
	implementation defined.
0b0111	The trace unit behavior is
	implementation defined.
0b1000	The trace unit behavior is
	implementation defined.
0b1001	The trace unit behavior is
	implementation defined.
0b1010	The trace unit behavior is
	implementation defined.
0b1011	The trace unit behavior is
	implementation defined.
0b1100	The trace unit behavior is
	implementation defined.
0b1101	The trace unit behavior is
	implementation defined.
0b1110	The trace unit behavior is
	implementation defined.
0b1111	The trace unit behavior is
	implementation defined.
	1

The reset behavior of this field is:

• On a Trace unit reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

### SUPPORT, bits [3:0]

Indicates whether the implementation supports implementation defined features.

SUPPORT	Meaning
0b0000	No implementation defined
	features are supported.
0b0001	implementation defined
	features are supported.

0b0010	implementation defined features are supported.
0b0011	implementation defined
0b0100	features are supported. implementation defined
0b0101	features are supported. implementation defined
01-0110	features are supported.
0b0110	implementation defined features are supported.
0b0111	implementation defined features are supported.
0b1000	implementation defined
0b1001	features are supported. implementation defined
0b1010	features are supported. implementation defined
	features are supported.
0b1011	implementation defined features are supported.
0b1100	implementation defined features are supported.
0b1101	implementation defined
0b1110	features are supported. implementation defined
01-1111	features are supported.
0b1111	implementation defined features are supported.

Use of nonzero values requires written permission from Arm.

Access to this field is **RO**.

## **Accessing TRCIMSPEC0**

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, TRCIMSPEC0

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0000	0b111

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
```

```
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR EL3.TTA == '1' then
        UNDEFINED:
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR EL3.FGTEn == '1') && HDFGRTR EL2.TRCIMSPECn ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCIMSPEC0;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCIMSPECO;
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCIMSPEC0;
```

# MSR TRCIMSPECO, <Xt>

op0	op1	CRn	CRm	op2
0b10	0b001	0b0000	0b0000	0b111

```
elsif EL2Enabled() && CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR EL3.FGTEn == '1') && HDFGWTR EL2.TRCIMSPECn ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCIMSPEC0 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCIMSPEC0 = X[t, 64];
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCIMSPEC0 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.