

# ERRPIDR0, Peripheral Identification Register 0

The ERRPIDR0 characteristics are:

## Purpose

Provides discovery information about the component.

For more information, see 'About the Peripheral identification scheme'.

## Configuration

Implementation of this register is optional.

ERRPIDR0 is implemented only as part of a memory-mapped group of error records.

## Attributes

ERRPIDR0 is a 32-bit register.

## Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0																								PART 0							

### Bits [31:8]

Reserved, res0.

### PART\_0, bits [7:0]

Part number, bits [7:0].

The part number is selected by the designer of the component. The designer chooses whether to use a 12-bit or a 16-bit part number:

- If a 12-bit part number is used, then it is stored in [ERRPIDR1](#).PART\_1 and ERRPIDR0.PART\_0. There are 8 bits, [ERRPIDR2](#).REVISION and [ERRPIDR3](#).REVAND, available to define the revision of the component.
- If a 16-bit part number is used, then it is stored in [ERRPIDR2](#).PART\_2, [ERRPIDR1](#).PART\_1 and ERRPIDR0.PART\_0. There are 4 bits, [ERRPIDR3](#).REVISION, available to define the revision of the component.

This field has an implementation defined value.

Access to this field is **RO**.

## Accessing ERRPIDR0

**ERRPIDR0 can be accessed through the memory-mapped interfaces:**

Component	Offset	Instance
RAS	0xFE0	ERRPIDR0

Accesses on this interface are **RO**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.