

<ZAda>	Is the name of the ZA tile ZA0-ZA3, encoded in the "ZAda" field.
<Pn>	Is the name of the first governing scalable predicate register P0-P7, encoded in the "Pn" field.
<Pm>	Is the name of the second governing scalable predicate register P0-P7, encoded in the "Pm" field.
<Zn>	Is the name of the first source scalable vector register, encoded in the "Zn" field.
<Zm>	Is the name of the second source scalable vector register, encoded in the "Zm" field.

## Operation

```
CheckStreamingSVEAndZAEnabled\(\);  
constant integer VL = CurrentVL;  
constant integer PL = VL DIV 8;  
constant integer dim = VL DIV esize;  
bits(PL) mask1 = P[a, PL];  
bits(PL) mask2 = P[b, PL];  
bits(VL) operand1 = Z[n, VL];  
bits(VL) operand2 = Z[m, VL];  
bits(dim*dim*esize) operand3 = ZAtile[da, esize, dim*dim*esize];  
bits(dim*dim*esize) result;  
  
for row = 0 to dim-1  
  bits(esize) element1 = Elem[operand1, row, esize];  
  for col = 0 to dim-1  
    bits(esize) element2 = Elem[operand2, col, esize];  
    bits(esize) element3 = Elem[operand3, row*dim + col, esize];  
    if (ActivePredicateElement(mask1, row, esize) &&  
        ActivePredicateElement(mask2, col, esize)) then  
      integer res = BitCount(NOT(element1 EOR element2));  
      if sub_op then res = -res;  
      Elem[result, row*dim + col, esize] = element3 + res;  
    else  
      Elem[result, row*dim + col, esize] = element3;  
  ZAtile[da, esize, dim*dim*esize] = result;
```

## Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its operand registers when its governing predicate registers contain the same value for each execution.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its operand registers when its governing predicate registers contain the same value for each execution.
  - The values of the NZCV flags.

---

[Base  
Instructions](#)

[SIMD&FP  
Instructions](#)

[SVE  
Instructions](#)

[SME  
Instructions](#)

[Index by  
Encoding](#)

[Sh  
Pseud](#)

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode  
no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel ; Build timestamp: 2023-09-18T17:56

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This  
document is Non-Confidential.