

The ASICCTL characteristics are:

Can be used to provide implementation defined controls for the CTI. For example, the register might be used to control multiplexors for additional implementation defined triggers. The implementation defined controls provided by this register might modify the architecturally defined behavior of the CTI.

The architecturally-defined triggers must not be multiplexed.

The power domain of ASICCTL is implementation defined.

If it is implemented in the Core power domain then it is implementation defined whether it is in the Cold reset domain or the Warm reset domain.

This register must reset to a value that supports the architecturally-defined behavior of the CTI. Changing the value of the register from its reset value causes implementation defined behavior that might differ from the architecturally-defined behavior of the CTI.

Other than the requirements listed in this register description, all aspects of the reset behavior of the ASICCTL are implementation defined.

ASICCTL is a 32-bit register.

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

IMPLEMENTATION DEFINED

IMPLEMENTATION DEFINED, bits [31:0]

implementation defined.

Accessing ASICCTL

ASICCTL can be accessed through the external debug interface:

Component	Offset	Instance
CTI	0x144	ASICCTL

This interface is accessible as follows:

- When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalDebugAccess() and SoftwareLockStatus(), accesses to this register are **RO**.
- Otherwise, accesses to this register are **IMPDEF**.