

TRBDEVID1, Device Configuration Register 1

The TRBDEVID1 characteristics are:

Purpose

Provides discovery information for the component.

For additional information, see the CoreSight Architecture Specification.

Configuration

This register is present only when FEAT_TRBE_EXT is implemented. Otherwise, direct accesses to TRBDEVID1 are res0.

TRBDEVID1 is in the Core power domain.

Attributes

TRBDEVID1 is a 32-bit register.

Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0								PMG_MAX								PARTID_MAX															

Bits [31:24]

Reserved, res0.

PMG_MAX, bits [23:16]

When FEAT_TRBE_MPAM is implemented:

Largest permitted PMG value. The [TRBMPAM_EL1](#).PMG field must implement at least enough bits to represent TRBDEVID1.PMG_MAX.

Otherwise:

Reserved, res0.

PARTID_MAX, bits [15:0]
When FEAT_TRBE_MPAM is implemented:

Largest permitted PARTID value. The [TRBMPAM_EL1](#).PARTID field must implement at least enough bits to represent TRBDEVID1.PARTID_MAX.

Otherwise:

Reserved, res0.

Accessing TRBDEVID1

TRBDEVID1 can be accessed through the external debug interface:

Component	Offset	Instance
TRBE	0xFC4	TRBDEVID1

This interface is accessible as follows:

- When DoubleLockStatus() or !IsCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

[AArch32
Registers](#)

[AArch64
Registers](#)

[AArch32
Instructions](#)

[AArch64
Instructions](#)

[Index by
Encoding](#)

[External
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.