AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

NZCV, Condition Flags

The NZCV characteristics are:

Purpose

Allows access to the condition flags.

Configuration

There are no configuration notes.

Attributes

NZCV is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

05 02 01 00 5	,, ,,	30 33 3 1	33 32 3	0 13 10	17 10			12 1.			50	<i></i>		,,,		
RES0																
1,250																
N Z C V RESO																
21 20 20 20 2	7 26 25	242222	21 20 10 1	0 17 16	15 1/	101	12 11	10 0			-		7	2 2	1	$\overline{}$

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bits [63:32]

Reserved, res0.

N, bit [31]

Negative condition flag. Set to 1 if the result of the last flag-setting instruction was negative.

Z, bit [30]

Zero condition flag. Set to 1 if the result of the last flag-setting instruction was zero, and to 0 otherwise. A result of zero often indicates an equal result from a comparison.

C, bit [29]

Carry condition flag. Set to 1 if the last flag-setting instruction resulted in a carry condition, for example an unsigned overflow on an addition.

V, bit [28]

Overflow condition flag. Set to 1 if the last flag-setting instruction resulted in an overflow condition, for example a signed overflow on an addition.

Bits [27:0]

Reserved, res0.

Accessing NZCV

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, NZCV

op0	op1	CRn	CRm	op2		
0b11	0b011	0b0100	0b0010	0b000		

```
if PSTATE.EL == EL0 then
    X[t, 64] = Zeros(32):PSTATE.<N,Z,C,V>:Zeros(28);
elsif PSTATE.EL == EL1 then
    X[t, 64] = Zeros(32):PSTATE.<N,Z,C,V>:Zeros(28);
elsif PSTATE.EL == EL2 then
    X[t, 64] = Zeros(32):PSTATE.<N,Z,C,V>:Zeros(28);
elsif PSTATE.EL == EL3 then
    X[t, 64] = Zeros(32):PSTATE.<N,Z,C,V>:Zeros(28);
```

MSR NZCV, <Xt>

op0	op1	CRn	CRm	op2		
0b11	0b011	0b0100	0b0010	0b000		

```
if PSTATE.EL == EL0 then
    PSTATE.
    PSTATE.
    PSTATE.EL == EL1 then
    PSTATE.
    PSTATE.
    PSTATE.EL == EL2 then
    PSTATE.
    PSTATE.
    PSTATE.
    State == EL2 then
    PSTATE.
    PSTATE.EL == EL3 then
    PSTATE.EL == EL3 then
    PSTATE.
    PSTATE.
    State == EL3 then
    PSTATE.
    PSTATE.
    State == EL3 then
    PSTATE.
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.