AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

HDFGWTR2_EL2, Hypervisor Debug Fine-Grained Write Trap Register 2

The HDFGWTR2 EL2 characteristics are:

Purpose

Provides controls for traps of MSR and MCR writes of debug, trace, PMU, and Statistical Profiling System registers.

Configuration

This register is present only when FEAT_FGT2 is implemented. Otherwise, direct accesses to HDFGWTR2 EL2 are undefined.

Attributes

HDFGWTR2 EL2 is a 64-bit register.

Field descriptions

636261605958575655	54	53	52	51	50 49	48		
RES0	nTRBMPAM_	EL1 nPMZR	EL0nTRCITECR	EL1nPMSDSFR	EL1 RES0	nSPMSCR_	EL1n	
313029282726252423	22	21	20	19	18 17	16		

Bits [63:23]

Reserved, res0.

nTRBMPAM_EL1, bit [22] When FEAT_TRBE_MPAM is implemented:

Trap MSR writes of <u>TRBMPAM_EL1</u> at EL1 and EL0 using AArch64 to EL2.

0b0 If EL2 is implemented and enabled in the current Security state, and HCR EL2.	
{E2H, TGE} != {1, 1}, then MSR writes of TRBMPAM_EL1 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the	
write generates a higher priority exception.	
0b1 MSR writes of	
TRBMPAM_EL1 are	
not trapped by this	
mechanism.	

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - \circ When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPMZR_EL0, bit [21] When FEAT_PMUv3p9 is implemented:

Trap MSR writes of $\underline{PMZR_EL0}$ at EL1 and EL0 using AArch64 to EL2.

nPMZR_EL0 Meaning

0b0	If EL2 is implemented
	and enabled in the
	current Security state,
	and <u>HCR_EL2</u> .{E2H,
	TGE } != {1, 1}, then MSR
	writes of PMZR ELO at
	EL1 and EL0 using
	AArch64 are trapped to
	EL2 and reported with
	EC syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.
0b1	MSR writes of PMZR_ELO
	are not trapped by this
	mechanism.
0b1	EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception. MSR writes of PMZR_EL0 are not trapped by this

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nTRCITECR_EL1, bit [20] When FEAT_ITE is implemented:

Trap MSR writes of TRCITECR EL1 at EL1 using AArch64 to EL2.

0b0	If EL2 is
	implemented and
	enabled in the
	current Security
	state, then MSR
	writes of
	TRCITECR_EL1 at
	EL1 using AArch64
	are trapped to EL2
	and reported with
	EC syndrome value
	0x18, unless the
	write generates a
	higher priority
	exception.
0b1	MSR writes of
	TRCITECR_EL1 are
	not trapped by this
	mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPMSDSFR_EL1, bit [19] When FEAT SPE FDS is implemented:

Trap MSR writes of PMSDSFR EL1 at EL1 using AArch64 to EL2.

0b0	If EL2 is implemented and enabled in the current Security state, then MSR
	writes of PMSDSFR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the
0b1	write generates a higher priority exception. MSR writes of
0.01	PMSDSFR_EL1 are not trapped by this mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bits [18:17]

Reserved, res0.

nSPMSCR_EL1, bit [16] When FEAT_SPMU is implemented:

Trap MSR writes of **SPMSCR EL1** at EL1 using AArch64 to EL2.

nSPMSCR EL1	Meaning
_	9

0b0	If EL2 is implemented
	and enabled in the
	current Security state,
	then MSR writes of
	SPMSCR EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.
0b1	MSR writes of
	SPMSCR EL1 are not
	trapped by this
	mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMACCESSR_EL1, bit [15] When FEAT_SPMU is implemented:

Trap MSR writes of **SPMACCESSR EL1** at EL1 using AArch64 to EL2.

nSPMACCESSR EL1	Meaning
morraneout_LLL	

0b0	If EL2 is implemented and enabled in the current Security state, then MSR
	writes of SPMACCESSR_EL1 at EL1 using
	AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless
	the write generates a higher priority exception.
0b1	MSR writes of SPMACCESSR_EL1 are not trapped by this mechanism.

- EL3 is implemented.
- \underline{SCR} $\underline{EL3}$. $\underline{FGTEn2} == 0$.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMCR_EL0, bit [14] When FEAT_SPMU is implemented:

Trap MSR writes of <u>SPMCR_EL0</u> at EL1 and EL0 using AArch64 to EL2.

nSPMCR EL0	Meaning
—	<u> </u>

0d0	If EL2 is implemented and enabled in the current Security state, and HCR_EL2 .{E2H, TGE}!= {1, 1}, then MSR writes of
	SPMCR_ELO at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18,
	unless the write generates a higher priority exception.
0b1	MSR writes of SPMCR_EL0 are not trapped by this mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - \circ When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMOVS, bit [13] When FEAT_SPMU is implemented:

Trap MSR writes of multiple System registers. Enables a trap on MSR writes at EL1 and EL0 using AArch64 of any of the following AArch64 System registers to EL2:

- SPMOVSCLR EL0.
- SPMOVSSET ELO.

nSPMOVS	Meaning	

060	If EL2 is implemented and enabled in the current Security state, and HCR_EL2 . {E2H, TGE} != {1, 1}, then MSR writes at EL1 and EL0 using AArch64 of any of the specified System registers are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception.
0b1	MSR writes of the specified
	System registers are not trapped by this mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMINTEN, bit [12] When FEAT_SPMU is implemented:

Trap MSR writes of multiple System registers. Enables a trap on MSR writes at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- SPMINTENCLR EL1.
- <u>SPMINTENSET EL1</u>.

nSPMINTEN Meaning

0b0	If EL2 is implemented and enabled in the current Security state, then MSR writes at EL1 using AArch64 of any of
	the specified System
	registers are trapped to
	EL2 and reported with
	EC syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.
0b1	MSR writes of the
	specified System
	registers are not trapped
	by this mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMCNTEN, bit [11] When FEAT_SPMU is implemented:

Trap MSR writes of multiple System registers. Enables a trap on MSR writes at EL1 and EL0 using AArch64 of any of the following AArch64 System registers to EL2:

- SPMCNTENCLR ELO.
- SPMCNTENSET ELO.

iisi Menten Meaning	nSPMCNTEN Meaning	
---------------------	-------------------	--

0d0	If EL2 is implemented and enabled in the current Security state,
	and HCR EL2.{E2H,
	$TGE\} != \{1, 1\}, then$
	MSR writes at EL1 and
	EL0 using AArch64 of
	any of the specified
	System registers are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.
0b1	MSR writes of the
	specified System
	registers are not
	trapped by this
	mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - \circ When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMSELR_EL0, bit [10] When FEAT_SPMU is implemented:

Trap MSR writes of <u>SPMSELR_EL0</u> at EL1 and EL0 using AArch64 to EL2.

CDMCEID EIA	N #
nSPMSELR ELO	Meaning
HOI PIOLITICE	1-104111119

0b0	If EL2 is
	implemented and
	enabled in the
	current Security
	state, and HCR EL2.
	$\{E2H, TGE\} != \{1,$
	1}, then MSR writes
	of SPMSELR EL0 at
	EL1 and EL0 using
	AArch64 are trapped
	to EL2 and reported
	with EC syndrome
	value 0x18, unless
	the write generates a
	higher priority
	exception.
0b1	MSR writes of
	SPMSELR EL0 are
	not trapped by this
	mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMEVTYPERn_EL0, bit [9] When FEAT_SPMU is implemented:

Trap MSR writes of multiple System registers. Enables a trap on MSR writes at EL1 and EL0 using AArch64 of any of the following AArch64 System registers to EL2:

- SPMEVTYPER<n> EL0.
- SPMEVFILTR<n> EL0.
- <u>SPMEVFILT2R<n> EL0</u>.

nSPMEVTYPERn_ELO Meaning

060	If EL2 is implemented and enabled in the current Security state, and HCR_EL2. {E2H, TGE}!= {1, 1}, then MSR writes at EL1 and EL0 using AArch64 of any of the specified System registers are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority
0b1	exception. MSR writes of the specified System registers are not trapped by this mechanism.

Regardless of the value of this field, if event counter n is not implemented, a write of <a href="SPMEVTYPER<n>_EL0">SPMEVFILTR<n>_EL0, or <a href="SPMEVFILT2R<n>_EL0">SPMEVFILT2R<n>_EL0 is undefined.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - \circ When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMEVCNTRn_EL0, bit [8] When FEAT_SPMU is implemented:

Trap MSR writes of multiple System registers. Enables a trap on MSR writes at EL1 and EL0 using AArch64 of any of the following AArch64 System registers to EL2: <u>SPMEVCNTR<n> EL0</u>.

nSPMEVCNTRn EL0	Meaning
0b0	If EL2 is
	implemented
	and enabled in
	the current
	Security state,
	and HCR EL2.
	$\{E2H, TGE\} !=$
	$\{1, 1\}$, then MSR
	writes at EL1
	and EL0 using
	AArch64 of any
	of the specified
	System
	registers are
	trapped to EL2
	and reported
	with EC
	syndrome value
	0x18, unless the
	write generates
	a higher priority
	exception.
0b1	MSR writes of the
	specified
	System
	registers are not
	trapped by this
	mechanism.

Regardless of the value of this field, if event counter n is not implemented, a write of SPMEVCNTR<n> EL0 is undefined.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPMSSCR_EL1, bit [7] When FEAT_PMUv3_SS is implemented:

Trap MSR writes of PMSSCR EL1 at EL1 using AArch64 to EL2.

nPMSSCR EL1	Meaning
000	If EL2 is implemented and enabled in the
	current Security state, then MSR writes of
	PMSSCR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.
0b1	MSR writes of
	PMSSCR EL1 are not
	trapped by this
	mechanism.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bit [6]

Reserved, res0.

nMDSELR_EL1, bit [5] When FEAT Debugv8p9 is implemented:

Trap MSR writes of MDSELR EL1 at EL1 using AArch64 to EL2.

nMDSELR_EL1	Meaning
0b0	If EL2 is implemented and enabled in the
	current Security state,
	then MSR writes of
	MDSELR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.
0b1	MSR writes of
	MDSELR_EL1 are not
	trapped by this
	mechanism.

It is implementation defined whether this field is implemented or is res0 when 16 or fewer breakpoints are implemented, 16 or fewer watchpoints are implemented, and MDSELR_EL1 is implemented as RAZ/WI.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - \circ When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPMUACR_EL1, bit [4] When FEAT_PMUv3p9 is implemented:

Trap MSR writes of PMUACR EL1 at EL1 using AArch64 to EL2.

nPMUACR_EL1	Meaning
0b0	If EL2 is implemented
	and enabled in the
	current Security state,
	then MSR writes of
	PMUACR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.
0b1	MSR writes of
	PMUACR_EL1 are not
	trapped by this
	mechanism.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPMICFILTR_ELO, bit [3] When FEAT_PMUv3_ICNTR is implemented:

Trap MSR writes of <u>PMICFILTR_EL0</u> at EL1 and EL0 using AArch64 to EL2.

nPMICFILTR_EL0	Meaning	
0b0	If EL2 is implemented and enabled in the cur $\underline{HCR_EL2}$.{E2H, TGE} != {1, 1}, then:	rent Secu
	 MSR writes of <u>PMICFILTR_EL0</u> at EL1 trapped to EL2 and reported with EC the write generates a higher priority <u>PMCNTENCLR_EL0</u>.F0, <u>PMCNTENS PMOVSCLR_EL0</u>.F0, and <u>PMOVSSET</u> 	syndrom exception <u>ET_EL0</u> .F
0b1	and ELO. • <u>PMINTENCLR_EL1</u> .F0 and <u>PMINTENCLR_EL1</u> . EL1. MSR writes of <u>PMICFILTR_EL0</u> are not trapped	
0b1	Mak writes or Emicrific Ero are not trappe	tu by tills

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPMICNTR_EL0, bit [2] When FEAT_PMUv3_ICNTR is implemented:

Trap MSR writes of $\underline{PMICNTR_EL0}$ at EL1 and EL0 using AArch64 to EL2.

nPMICNTR_EL0	Meaning

If EL2 is 0b0 implemented and enabled in the current Security state, and HCR EL2. {E2H, TGE} != {1, 1}, then: • MSR writes of PMICNTR ELO at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception. • PMZR EL0.F0 ignores writes at EL1 and EL0. MSR writes of 0b1 PMICNTR EL0 are not trapped by this mechanism.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPMIAR_EL1, bit [1] When FEAT SEBEP is implemented:

Trap MSR writes of PMIAR EL1 at EL1 using AArch64 to EL2.

nPMIAR_EL1	Meaning
0b0	If EL2 is implemented
	and enabled in the
	current Security state,
	then MSR writes of
	PMIAR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.
0b1	MSR writes of
	PMIAR_EL1 are not
	trapped by this
	mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPMECR_EL1, bit [0] When FEAT_EBEP is implemented or FEAT_PMUv3_SS is implemented:

Trap MSR writes of PMECR_EL1 at EL1 using AArch64 to EL2.

nPMECR EL1	Meaning	

0b0	If EL2 is implemented and enabled in the current Security state, then MSR writes of PMECR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18,
0b1	unless the write generates a higher priority exception. MSR writes of PMECR_EL1 are not trapped by this mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - \circ When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Accessing HDFGWTR2_EL2

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, HDFGWTR2_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0011	0b0001	0b001

```
if PSTATE.EL == EL0 then
    UNDEFINED;
```

```
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        X[t, 64] = NVMem[0x1B0];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.FGTEn2 == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR EL3.FGTEn2 == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = HDFGWTR2\_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = HDFGWTR2 EL2;
```

MSR HDFGWTR2 EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0011	0b0001	0b001

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2, NV> == '11' then
        NVMem[0x1B0] = X[t, 64];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.FGTEn2 == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR_EL3.FGTEn2 == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        HDFGWTR2 EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    HDFGWTR2\_EL2 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.