

ID_PFR1_EL1, AArch32 Processor Feature Register 1

The ID_PFR1_EL1 characteristics are:

Purpose

Gives information about the AArch32 programmers' model.

Must be interpreted with [ID_PFR0_EL1](#).

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

Configuration

AArch64 System register ID_PFR1_EL1 bits [31:0] are architecturally mapped to AArch32 System register [ID_PFR1\[31:0\]](#).

Attributes

ID_PFR1_EL1 is a 64-bit register.

Field descriptions

When AArch32 is supported:

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|------|----|----|----|-----------|----|----|----|----------|----|----|----|----------|----|----|----|-------------|----|----|----|----|----|----|----|---------|----|----|----|----------|----|----|----|---------|--|--|--|
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 | | | | |
| RES0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| GIC | | | | Virt_frac | | | | Sec_frac | | | | GenTimer | | | | Virtualizat | | | | MP | | | | ProgMod | | | | Security | | | | ProgMod | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |

Bits [63:32]

Reserved, res0.

GIC, bits [31:28]

System register GIC CPU interface. Defined values are:

| GIC | Meaning |
|--------|---|
| 0b0000 | GIC CPU interface system registers not implemented. |

| | |
|--------|--|
| 0b0001 | System register interface to versions 3.0 and 4.0 of the GIC CPU interface is supported. |
| 0b0011 | System register interface to version 4.1 of the GIC CPU interface is supported. |

All other values are reserved.

Virt_frac, bits [27:24]

Virtualization fractional field. When the Virtualization field is 0b0000, determines the support for Virtualization Extensions. Defined values are:

| Virt_frac | Meaning |
|------------------|--|
| 0b0000 | No Virtualization Extensions are implemented. |
| 0b0001 | The following Virtualization Extensions are implemented: <ul style="list-style-type: none"> • The SCR.SIF bit, if EL3 is implemented. • The modifications to the SCR.AW and SCR.FW bits described in the Virtualization Extensions, if EL3 is implemented. • The MSR (banked register) and MRS (banked register) instructions. • The ERET instruction. |

All other values are reserved.

In Armv8-A, the permitted values are:

- 0b0000 when EL2 is implemented.
- 0b0001 when EL2 is not implemented.

This field is valid only when the value of ID_PFR1_EL1.Virtualization is 0, otherwise it holds the value 0b0000.

Note

The ID_ISAR registers do not identify whether the instructions added by the Virtualization Extensions are implemented.

Sec_frac, bits [23:20]

Security fractional field. When the Security field is 0b0000, determines the support for Security Extensions. Defined values are:

| Sec_frac | Meaning |
|-----------------|---|
| 0b0000 | No Security Extensions are implemented. |
| 0b0001 | The following Security Extensions are implemented: <ul style="list-style-type: none">• The VBAR register.• The TTBCR.PD0 and TTBCR.PD1 bits. |
| 0b0010 | As for 0b0001, plus the ability to access Secure or Non-secure physical memory is supported. |

All other values are reserved.

In Armv8-A, the permitted values are:

- 0b0000 when EL3 is implemented.
- 0b0001 or 0b0010 when EL3 is not implemented.

This field is valid only when the value of ID_PFR1_EL1.Security is 0, otherwise it holds the value 0b0000.

GenTimer, bits [19:16]

Generic Timer support. Defined values are:

| GenTimer | Meaning |
|-----------------|-----------------------------------|
| 0b0000 | Generic Timer is not implemented. |
| 0b0001 | Generic Timer is implemented. |

0b0010 Generic Timer is implemented, and also includes support for [CNTHCTL.EVNTIS](#) and [CNTKCTL.EVNTIS](#) fields, and [CNTPTCTSS](#) and [CNTVCTSS](#) counter views.

All other values are reserved.

FEAT_ECV implements the functionality identified by the value 0b0010.

In Armv8.0, the only permitted value is 0b0001.

From Armv8.6, the only permitted value is 0b0010.

Virtualization, bits [15:12]

Virtualization support. Defined values are:

| Virtualization | Meaning |
|----------------|---|
| 0b0000 | EL2, Hyp mode, and the HVC instruction not implemented. |
| 0b0001 | EL2, Hyp mode, the HVC instruction, and all the features described by <code>Virt_frac == 0b0001</code> implemented. |

All other values are reserved.

In Armv8-A, the permitted values are:

- 0b0000 when EL2 is not implemented.
- 0b0001 when EL2 is implemented.

In an implementation that includes EL2, if EL2 cannot use AArch32 but EL1 can use AArch32 then this field has the value 0b0001.

If EL1 cannot use AArch32 then this field has the value 0b0000.

Note

The ID_ISARs do not identify whether the HVC instruction is implemented.

MProgMod, bits [11:8]

M-profile programmers' model support. Defined values are:

| MProgMod | Meaning |
|----------|---|
| 0b0000 | Not supported. |
| 0b0010 | Support for two-stack programmers' model. |

All other values are reserved.

In Armv8-A the only permitted value is 0b0000.

Security, bits [7:4]

Security support. Defined values are:

| Security | Meaning |
|----------|--|
| 0b0000 | EL3, Monitor mode, and the SMC instruction not implemented. |
| 0b0001 | EL3, Monitor mode, the SMC instruction, and all the features described by Sec_frac == 0b0001 implemented. |
| 0b0010 | As for 0b0001, and adds the ability to set the NSACR .RFR bit. Not permitted in Armv8 as the NSACR .RFR bit is res0. |

All other values are reserved.

In Armv8-A, the permitted values are:

- 0b0000 when EL3 is not implemented.
- 0b0001 when EL3 is implemented.

In an implementation that includes EL3, if EL3 cannot use AArch32 but EL1 can use AArch32 then this field has the value 0b0001.

If EL1 cannot use AArch32 then this field has the value 0b0000.

ProgMod, bits [3:0]

Support for the standard programmers' model for Armv4 and later. Model must support User, FIQ, IRQ, Supervisor, Abort, Undefined, and System modes. Defined values are:

| ProgMod | Meaning |
|---------|---------|
|---------|---------|

| | |
|--------|----------------|
| 0b0000 | Not supported. |
| 0b0001 | Supported. |

All other values are reserved.

In Armv8-A, the permitted values are 0b0001 and 0b0000.

If EL1 cannot use AArch32 then this field has the value 0b0000.

Otherwise:

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43 | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| UNKNOWN | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| UNKNOWN | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Bits [63:0]

Reserved, unknown.

Accessing ID_PFR1_EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, ID_PFR1_EL1

| op0 | op1 | CRn | CRm | op2 |
|------|-------|--------|--------|-------|
| 0b11 | 0b000 | 0b0000 | 0b0001 | 0b001 |

```

if PSTATE.EL == EL0 then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        else
            UNDEFINED;
    elseif PSTATE.EL == EL1 then
        if EL2Enabled() && HCR_EL2.TID3 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            X[t, 64] = ID_PFR1_EL1;
    elseif PSTATE.EL == EL2 then
        X[t, 64] = ID_PFR1_EL1;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = ID_PFR1_EL1;

```

[AArch32
Registers](#)

[AArch64
Registers](#)

[AArch32
Instructions](#)

[AArch64
Instructions](#)

[Index by
Encoding](#)

[External
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.