## **SMSTOP**

Disables access to Streaming SVE mode and SME architectural state. SMSTOP exits Streaming SVE mode, and disables the SME ZA storage. SMSTOP SM exits Streaming SVE mode, but does not disable the SME ZA storage.

SMSTOP ZA disables the SME ZA storage, but does not cause an exit from Streaming SVE mode.

This is an alias of MSR (immediate). This means:

- The encodings in this description are named to match the encodings of MSR (immediate).
- The description of MSR (immediate) gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

## System (FEAT\_SME)

SMSTOP {<option>}

is equivalent to

MSR <pstatefield>, #0

and is always the preferred disassembly.

## **Assembler Symbols**

<option>

Is an optional mode, encoded in "CRm<2:1>":

CRm<2:1>	<option></option>		
00	RESERVED		
01	SM		
10	ZA		
11	[no specifier]		

<pstatefield>

Is a PSTATE field name. For the MSR instruction, this is encoded in "op1:op2:CRm":

op1	op2	CRm	<pstatefield></pstatefield>	ostatefield> Architectural Feature	
000	00x	XXXX	SEE PSTATE	-	
000	010	XXXX	SEE PSTATE	_	
000	011	XXXX	UAO	FEAT_UAO	
000	100	XXXX	PAN	FEAT_PAN	
000	101	XXXX	SPSel	_	
000	11x	XXXX	RESERVED	_	
001	000	000x	ALLINT	FEAT_NMI	
001	000	001x	PM	FEAT_EBEP	
001	000	01xx	RESERVED	_	
001	000	1xxx	RESERVED	_	
001	001	XXXX	RESERVED	_	
001	01x	xxxx	RESERVED	_	
001	1xx	XXXX	RESERVED	_	
010	XXX	XXXX	RESERVED	_	
011	000	xxxx	RESERVED	_	
011	001	xxxx	SSBS	FEAT_SSBS	
011	010	xxxx	DIT	FEAT_DIT	
011	011	000x	RESERVED	_	
011	011	001x	SVCRSM	FEAT_SME	
011	011	010x	SVCRZA	FEAT_SME	
011	011	011x	SVCRSMZA	FEAT_SME	
011	011	1xxx	RESERVED	-	
011	100	XXXX	TCO	FEAT_MTE	
011	101	XXXX	RESERVED	_	
011	110	XXXX	DAIFSet	_	
011	111	XXXX	DAIFClr	_	
1xx	XXX	xxxx	RESERVED	_	

For the SMSTART and SMSTOP aliases, this is encoded in "CRm<2:1>", where 0b01 specifies SVCRSM, 0b10 specifies SVCRZA, and 0b11 specifies SVCRSMZA.

## **Operation**

The description of  $\underline{\mathsf{MSR}}$  (immediate) gives the operational pseudocode for this instruction.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
Instructions	Instructions	Instructions	Instructions	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu