

## TRCRSR, Resources Status Register

The TRCRSR characteristics are:

### Purpose

Use this to set, or read, the status of the resources.

### Configuration

External register TRCRSR bits [31:0] are architecturally mapped to AArch64 System register [TRCRSR\[31:0\]](#).

This register is present only when FEAT\_ETE is implemented and FEAT\_TRC\_EXT is implemented. Otherwise, direct accesses to TRCRSR are res0.

### Attributes

TRCRSR is a 32-bit register.

### Field descriptions

|      |    |    |    |    |    |    |    |    |    |    |    |    |          |          |          |          |      |          |     |    |    |   |   |   |   |   |   |   |  |  |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----------|----------|----------|----------|------|----------|-----|----|----|---|---|---|---|---|---|---|--|--|
| 31   | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18       | 17       | 16       | 15       | 14   | 13       | 12  | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 |  |  |
| RES0 |    |    |    |    |    |    |    |    |    |    |    | TA | EVENT[3] | EVENT[2] | EVENT[1] | EVENT[0] | RES0 | EXTIN[3] | EXT |    |    |   |   |   |   |   |   |   |  |  |

#### Bits [31:13]

Reserved, res0.

#### TA, bit [12]

Tracing active.

| TA  | Meaning                |
|-----|------------------------|
| 0b0 | Tracing is not active. |
| 0b1 | Tracing is active.     |

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

### EVENT[<m>], bit [m+8], for m = 3 to 0

Untraced status of ETEEvents.

| EVENT[<m>] | Meaning  |
|------------|--|
| 0b0        | An ETEEvent <m> has not occurred.  |
| 0b1        | An ETEEvent <m> has occurred while the resources were in the Paused state. |

This bit is res0 if [TRCIDR4](#).NUMRSPAIR == 0 || m > [TRCIDR0](#).NUMEVENT.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

### Bits [7:4]

Reserved, res0.

### EXTIN[<m>], bit [m], for m = 3 to 0

The sticky status of the External Input Selectors.

| EXTIN[<m>] | Meaning   |
|------------|---|
| 0b0        | An event selected by External Input Selector <m> has not occurred.  |
| 0b1        | At least one event selected by External Input Selector <m> has occurred while the resources were in the Paused state. |

This bit is res0 if m >= [TRCIDR5](#).NUMEXTINSEL.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

## Accessing TRCRSR

Must always be programmed.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

Reads from this register might return an unknown value if the trace unit is not in either of the Idle or Stable states.

**TRCRSR can be accessed through the external debug interface:**

| Component | Offset | Instance |
|-----------|--------|----------|
| ETE       | 0x028  | TRCRSR   |

This interface is accessible as follows:

- When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.