<u>SME</u>	Index by
Instructions	Encoding

Pseu

Base Instructions

SIMD&FP **Instructions**

SVE Instructions

STADD, STADDL

Atomic add on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, adds the value held in a register to it, and stores the result back to memory.

- STADD does not have release semantics.
- STADDL stores to memory with release semantics, as described in Load-Acquire, Store-Release.

For information about memory accesses, see *Load/Store addressing modes*.

This is an alias of LDADD, LDADDA, LDADDAL, LDADDL, This means:

- The encodings in this description are named to match the encodings of LDADD, LDADDA, LDADDAL, LDADDL.
- The description of LDADD, LDADDA, LDADDAL, LDADDL gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

Integer (FEAT LSE)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 x 1 1 1 0 0 0 0 R 1
                                      0 0 0 0 0
                                                          Rn
size
                                           opc
```

32-bit LDADD alias (size == 10 && R == 0)

```
STADD <Ws>, [<Xn | SP>]
is equivalent to
   LDADD <Ws>, WZR, [<Xn SP>]
```

and is always the preferred disassembly.

32-bit LDADDL alias (size == 10 && R == 1)

```
STADDL <Ws>, [<Xn | SP>]
is equivalent to
   LDADDL <Ws>, WZR, [<Xn SP>]
and is always the preferred disassembly.
```

64-bit LDADD alias (size == 11 && R == 0)

```
STADD <Xs>, [<Xn | SP>]

is equivalent to

LDADD <Xs>, XZR, [<Xn | SP>]
```

and is always the preferred disassembly.

64-bit LDADDL alias (size == 11 && R == 1)

```
STADDL <Xs>, [<Xn | SP>]
```

is equivalent to

and is always the preferred disassembly.

Assembler Symbols

<ws></ws>	Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
<xs></xs>	Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Operation

The description of <u>LDADD</u>, <u>LDADDA</u>, <u>LDADDAL</u>, <u>LDADDL</u> gives the operational pseudocode for this instruction.

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu