# TLBI IPAS2LE1, TLBI IPAS2LE1NXS, TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1

The TLBI IPAS2LE1, TLBI IPAS2LE1NXS characteristics are:

### **Purpose**

If EL2 is implemented and enabled in the current Security state, invalidates cached copies of translation table entries from TLBs that meet all the following requirements:

- The entry is a 64-bit stage 2 only translation table entry, from the final level of the translation table walk.
  - Or if FEAT\_D128 is implemented, and the entry is a 128-bit stage 2 only translation table entry, from the final level of the translation table walk, if TTL[3:2] is 0b00.
- If FEAT RME is implemented, one of the following applies:
  - <u>SCR\_EL3</u>.{NSE, NS} is {0, 0} and the entry would be required to translate the specified IPA using the Secure EL1&0 translation regime.
  - <u>SCR\_EL3</u>.{NSE, NS} is {0, 1} and the entry would be required to translate the specified IPA using the Non-secure EL1&0 translation regime.
  - <u>SCR\_EL3</u>.{NSE, NS} is {1, 1} and the entry would be required to translate the specified IPA using the Realm EL1&0 translation regime.
- If FEAT\_RME is not implemented, one of the following applies:
  - <u>SCR\_EL3</u>.NS is 0 and the entry would be required to translate the specified IPA using the Secure EL1&0 translation regime.
  - <u>SCR\_EL3</u>.NS is 1 and the entry would be required to translate the specified IPA using the Non-secure EL1&0 translation regime.
- The entry would be used with the current VMID.

The invalidation is not required to apply to caching structures that combine stage 1 and stage 2 translation table entries.

The invalidation applies to the PE that executes this System instruction.

For more information about the architectural requirements for this System instruction, see 'Invalidation of TLB entries from stage 2 translations'.

If FEAT\_XS is implemented, the nXS variant of this System instruction is defined.

Both variants perform the same invalidation, but the TLBI System instruction without the nXS qualifier waits for all memory accesses using in-scope old translation information to complete before it is considered complete.

The TLBI System instruction with the nXS qualifier is considered complete when the subset of these memory accesses with XS attribute set to 0 are complete.

### **Configuration**

There are no configuration notes.

### **Attributes**

TLBI IPAS2LE1, TLBI IPAS2LE1NXS is a 64-bit System instruction.

### Field descriptions

63	62 61 60 59 58 57 56 55 54 53 52 51 50 49 48	47 46 45 44	43 42 41 40	39 38	37 36	35	34	33 :	32
NS	RES0	TTL	RES0	IPA[5	1:48	]IPA	\[4	7:1	2]
IPA[47:12]									
31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	7 11 10 9 8	7 6	5 4		2	1	$\overline{0}$

# NS, bit [63] When FEAT RME is implemented:

When the instruction is executed and  $\underline{SCR\_EL3}$ .{NSE, NS} == {0, 0}, NS selects the IPA space.

NS	Meaning
0b0	IPA is in the Secure IPA space.
0b1	IPA is in the Non-secure IPA space.

When the instruction is executed and SCR\_EL3. $\{NSE, NS\} == \{1, 1\}$ , this field is res0, and the instruction applies only to the Realm IPA space.

When the instruction is executed and SCR\_EL3.{NSE, NS} == {0, 1}, this field is res0, and the instruction applies only to the Nonsecure IPA space.

### When FEAT SEL2 is implemented and FEAT RME is not implemented:

Not Secure. Specifies the IPA space.

NS	Meaning
0b0	IPA is in the Secure IPA space.
0b1	IPA is in the Non-secure IPA space.

When the instruction is executed in Non-secure state, this field is res0, and the instruction applies only to the Non-secure IPA space.

When FEAT\_SEL2 is not implemented, or if EL2 is disabled in the current Security state, this field is res0.

#### Otherwise:

Reserved, res0.

### Bits [62:48]

Reserved, res0.

# TTL, bits [47:44] When FEAT TTL is implemented:

Then I LAI\_I I I is implemented.

Translation Table Level. Indicates the level of the translation table walk that holds the leaf entry for the address being invalidated.

TTL	Meaning
0b00xx	No information supplied as to the translation table level. Hardware must assume that the entry can be from any level. In
0b01xx	this case, TTL<1:0> is res0. The entry comes from a 4KB translation granule. The level of walk for the leaf level <code>0bxx</code> is encoded as:
	<pre>0b00 : If FEAT_LPA2 is implemented, level 0. Otherwise, treat as if TTL&lt;3:2&gt; is 0b00. 0b01 : Level 1. 0b10 : Level 2.</pre>
	0b10 : Level 2. 0b11 : Level 3.

0b10xx The entry comes from a 16KB

translation granule. The level of walk for the leaf level <code>Obxx</code> is

encoded as:

0b00: Reserved. Treat as if

TTL<3:2> is 0b00. 0b01: If FEAT\_LPA2 is implemented, level 1.

Otherwise, treat as if TTL<3:2>

is 0b00.

0b10 : Level 2.
0b11 : Level 3.

0b11xx The entry comes from a 64KB

translation granule. The level of walk for the leaf level <code>Obxx</code> is

encoded as:

0b00: Reserved. Treat as if

TTL<3:2> is 0b00.

0b01 : Level 1.0b10 : Level 2.0b11 : Level 3.

If an incorrect value of the TTL field is specified for the entry being invalidated by the instruction, then no entries are required by the architecture to be invalidated from the TLB.

#### Otherwise:

Reserved, res0.

### Bits [43:40]

Reserved, res0.

# IPA[51:48], bits [39:36] When FEAT\_LPA is implemented:

Extension to IPA[47:12]. For more information, see IPA[47:12].

#### Otherwise:

Reserved, res0.

### IPA[47:12], bits [35:0]

Bits[47:12] of the intermediate physical address to match. For implementations with fewer than 48 bits, the upper bits of this field are res0.

If <u>ID\_AA64MMFR0\_EL1</u>.PARange is 0b0110, IPA[51:48] form the upper part of the address value. Otherwise, IPA[51:48] are res0.

## **Executing TLBI IPAS2LE1, TLBI IPAS2LE1NXS**

Accesses to this instruction use the following encodings in the System instruction encoding space:

# TLBI IPAS2LE1{, <Xt>}

op0	op1	CRn	CRm	op2	
0b01	0b100	0b1000	0b0100	0b101	

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    AArch64.TLBI_IPAS2(SecurityStateAtEL(EL1),
Regime_EL10, VMID[], Shareability_NSH,
TLBILevel_Last, TLBI_AllAttr, X[t, 64]); elsif PSTATE.EL == EL3 then
    if !EL2Enabled() then
        return;
    else
        AArch64.TLBI IPAS2 (SecurityStateAtEL (EL1),
Regime_EL10, VMID[], Shareability_NSH,
TLBILevel_Last, TLBI_AllAttr, X[t, 64]);
```

# TLBI IPAS2LE1NXS{, <Xt>}

op0	op1	CRn	CRm	op2
0b01	0b100	0b1001	0b0100	0b101

```
if !IsFeatureImplemented(FEAT_XS) then
     UNDEFINED;
elsif PSTATE.EL == EL0 then
     UNDEFINED;
elsif PSTATE.EL == EL1 then
     if EL2Enabled() && HCR_EL2.NV == '1' then
         AArch64.SystemAccessTrap(EL2, 0x18);
else
     UNDEFINED;
```

```
elsif PSTATE.EL == EL2 then
         AArch64.TLBI_IPAS2(SecurityStateAtEL(EL1),
Regime_EL10, VMID[], Shareability_NSH,
TLBILevel_Last, TLBI_ExcludeXS, X[t, 64]);
elsif PSTATE.EL == EL3 then
    if !EL2Enabled() then
        return;
else
         AArch64.TLBI_IPAS2(SecurityStateAtEL(EL1),
Regime_EL10, VMID[], Shareability_NSH,
TLBILevel_Last, TLBI_ExcludeXS, X[t, 64]);
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.