AArch64
Instructions

Index by Encoding

External Registers

# CTILAR, CTI Lock Access Register

The CTILAR characteristics are:

# **Purpose**

Allows or disallows access to the CTI registers through a memory-mapped interface.

The optional Software Lock provides a lock to prevent memory-mapped writes to the Cross-Trigger Interface registers. Use of this lock mechanism reduces the risk of accidental damage to the contents of the Cross-Trigger Interface registers. It does not, and cannot, prevent all accidental or malicious damage.

# **Configuration**

CTILAR is in the Debug power domain.

If FEAT\_Debugv8p4 is implemented, the Software Lock is not implemented.

Software uses CTILAR to set or clear the lock, and <u>CTILSR</u> to check the current status of the lock.

### **Attributes**

CTILAR is a 32-bit register.

# Field descriptions

# When Software Lock is implemented:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 KEY

#### **KEY, bits [31:0]**

Lock Access control. Writing the key value 0xC5ACCE55 to this field unlocks the lock, enabling write accesses to this component's registers through a memory-mapped interface.

Writing any other value to this register locks the lock, disabling write accesses to this component's registers through a memory mapped interface.

### Otherwise:

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESO

Otherwise

### Bits [31:0]

Reserved, res0.

# **Accessing CTILAR**

### CTILAR can be accessed through the memory-mapped interfaces:

Component	Offset	Instance	
CTI	0xFB0	CTILAR	

Accesses on this interface are **WO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.