<u>SME</u>	Index by
structions	Encoding

Pseu

Base Instructions

SIMD&FP **Instructions**

SVE Instructions

In

SQCVTN

Multi-vector signed saturating extract narrow and interleave

Saturate the signed integer value in each element of the four source vectors to guarter the original source element width, and place the four-way interleaved results in the quarter-width destination elements. This instruction is unpredicated.

SME2 (FEAT_SME2)

```
31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0
1 1 0 0 0 0 0 1 sz 0 1 1 0 0 1 1 1 1 0 0 0
                                                                 Zn
                                                                     110
                                                                       NU
```

```
SQCVTN < Zd > . < T > , { < Zn1 > . < Tb > - < Zn4 > . < Tb > }
if ! Have SME 2 () then UNDEFINED;
constant integer esize = 8 << UInt(sz);</pre>
integer n = <u>UInt</u>(Zn:'00');
integer d = UInt(Zd);
```

Assembler Symbols

<Zd>

Is the name of the destination scalable vector register, encoded in the "Zd" field.

<T>

Is the size specifier, encoded in "sz":

SZ	<t></t>
0	В
1	Н

< 7.n1 >

Is the name of the first scalable vector register of a multivector sequence, encoded as "Zn" times 4.

<Tb>

Is the size specifier, encoded in "sz":

SZ	<tb></tb>
0	S
1	D

< 7.n4 >

Is the name of the fourth scalable vector register of a multivector sequence, encoded as "Zn" times 4 plus 3.

Operation

```
CheckStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer elements = VL DIV (4 * esize);
bits(VL) result;

for e = 0 to elements-1
   for i = 0 to 3
        bits(VL) operand = Z[n+i, VL];
        integer element = SInt(Elem[operand, e, 4 * esize]);
        Elem[result, 4*e + i, esize] = SignedSat(element, esize);
Z[d, VL] = result;
```

<u>Base SIMD&FP SVE SME Index by</u> <u>Instructions Instructions Instructions Encoding</u>

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.