MPAMF_PRI_IDR, MPAM Priority Partitioning Identification Register

The MPAMF PRI IDR characteristics are:

Purpose

Indicates which MPAM priority partitioning features are present on this MSC.

MPAMF_PRI_IDR_s indicates priority partitioning features accessed from the Secure MPAM feature page. MPAMF_PRI_IDR_ns indicates priority partitioning features accessed from the Non-secure MPAM feature page. MPAMF_PRI_IDR_rt indicates priority partitioning features accessed from the Root MPAM feature page. MPAMF_PRI_IDR_rl indicates priority partitioning features accessed from the Realm MPAM feature page.

When MPAMF_IDR.HAS_RIS is 1, some fields in this register give information for the resource instance selected by MPAMCFG_PART_SEL.RIS. The description of every field that is affected by MPAMCFG_PART_SEL.RIS has that information within the field description.

Configuration

This register is present only when FEAT_MPAM is implemented and MPAMF_IDR.HAS_PRI_PART == 1. Otherwise, direct accesses to MPAMF_PRI_IDR are res0.

The power and reset domain of each MSC component is specific to that component.

Attributes

MPAMF PRI IDR is a 32-bit register.

Field descriptions

313029282726	25242322212	019 18	17	10	6	151413121110	9876	5 5 4	3 2		1
RFS0	DSPRI WD	RESODSPR	1 0 15	I OWHAS I	SPRI	RESO	INTPRI	WDF	RESO	NTPRI	$\overline{0}$

Bits [31:26]

Reserved, res0.

DSPRI WD, bits [25:20]

Number of implemented bits in the downstream priority field (DSPRI) of <u>MPAMCFG_PRI</u>.

If HAS_DSPRI == 1, this field must contain a value from 1 to 16, inclusive.

If HAS DSPRI == 0, this field must be 0.

If RIS is implemented, this field indicates the number of downstream priority bits for the resource instance selected by MPAMCFG PART SEL.RIS.

Bits [19:18]

Reserved, res0.

DSPRI_0_IS_LOW, bit [17]

Indicates whether 0 in <u>MPAMCFG_PRI</u>.DSPRI is the lowest or the highest downstream priority.

DSPRI_0_IS_LOW	Meaning
0b0	In the
	MPAMCFG PRI.DSPRI
	field, a value of 0 means
	the highest priority.
0b1	In the
	MPAMCFG PRI.DSPRI
	field, a value of 0 means
	the lowest priority.

If RIS is implemented, this field indicates that 0 is the lowest downstream priority for the resource instance selected by MPAMCFG_PART_SEL. RIS.

HAS DSPRI, bit [16]

Indicates that the <u>MPAMCFG_PRI</u> register implements the DSPRI field.

HAS_DSPRI	Meaning
0b0	This MSC supports
	priority partitioning, but
	does not implement a
	downstream priority
	(DSPRI) field in the
	MPAMCFG PRI register.

0b1	This MSC supports downstream priority partitioning and implements the downstream priority
	(DSPRI) field in the
	MPAMCFG_PRI register.

If RIS is implemented, this field indicates that downstream priority is implemented for the resource instance selected by MPAMCFG PART SEL.RIS.

Bits [15:10]

Reserved, res0.

INTPRI_WD, bits [9:4]

Number of implemented bits in the internal priority field (INTPRI) in the MPAMCFG PRI register.

If HAS_INTPRI == 1, this field must contain a value from 1 to 16, inclusive.

If $HAS_INTPRI == 0$, this field must be 0.

If RIS is implemented, this field indicates the number of internal priority bits for the resource instance selected by MPAMCFG PART SEL.RIS.

Bits [3:2]

Reserved, res0.

INTPRI 0 IS LOW, bit [1]

Indicates whether 0 in <u>MPAMCFG_PRI</u>.INTPRI is the lowest or the highest internal priority.

INTPRI_0_IS_LOW	Meaning
0b0	In the
	MPAMCFG_PRI.INTPRI
	field, a value of 0 means
	the highest priority.
0b1	In the
	MPAMCFG PRI.INTPRI
	field, a value of 0 means
	the lowest priority.

If RIS is implemented, this field indicates that 0 is the lowest internal priority for the resource instance selected by MPAMCFG PART SEL.RIS.

HAS INTPRI, bit [0]

Indicates that this MSC implements the INTPRI field in the MPAMCFG PRI register.

HAS_INTPRI	Meaning
0b0	This MSC supports
	priority partitioning, but
	does not implement the
	internal priority
	(INTPRI) field in the
	MPAMCFG_PRI register.
0b1	This MSC supports
	internal priority
	partitioning and
	implements the internal
	priority (INTPRI) field in
	the MPAMCFG PRI
	register.

If RIS is implemented, this field indicates that internal priority is implemented for the resource instance selected by MPAMCFG PART SEL.RIS.

Accessing MPAMF_PRI_IDR

This register is within the MPAM feature page memory frames. In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps.

MPAMF PRI IDR is read-only.

MPAMF_PRI_IDR must be readable from the Non-secure, Secure, Root, and Realm MPAM feature pages.

MPAMF_PRI_IDR is permitted to have the same contents when read from the Secure, Non-secure, Root, and Realm MPAM feature pages unless the register contents are different for the different versions:

- MPAMF_PRI_IDR_s is permitted to have either the same or different contents to MPAMF_PRI_IDR_ns, MPAMF_PRI_IDR_rt, or MPAMF_PRI_IDR_rl.
- MPAMF_PRI_IDR_ns is permitted to have either the same or different contents to MPAMF_PRI_IDR_rt or MPAMF_PRI_IDR_rl.
- MPAMF_PRI_IDR_rt is permitted to have either the same or different contents to MPAMF_PRI_IDR_rl.

There must be separate registers in the Secure (MPAMF_PRI_IDR_s), Non-secure (MPAMF_PRI_IDR_ns), Root (MPAMF_PRI_IDR_rt), and Realm (MPAMF_PRI_IDR_rl) MPAM feature pages.

When <u>MPAMF_IDR</u>.HAS_RIS is 1, MPAMF_PRI_IDR shows the configuration of priority partitioning for the resource instance selected by <u>MPAMCFG_PART_SEL</u>.RIS. Fields that mention RIS in their field descriptions have values that track the implemented properties of the resource instance. Fields that do not mention RIS are constant across all resource instances.

MPAMF_PRI_IDR can be accessed through the memory-mapped interfaces:

Component	Frame	Offset Instance	
MPAM	MPAMF_BASE_s	0x0048	MPAMF_PRI_IDR_s

Accesses on this interface are **RO**.

Component	Frame	Offset	Instance	
MPAM	MPAMF_BASE_ns	0x0048	MPAMF_PRI_IDR_ns	

Accesses on this interface are RO.

Component	Frame	Offset	Instance	
MPAM	MPAMF_BASE_rt	0x0048	MPAMF_PRI_IDR_rt	

When FEAT RME is implemented, accesses on this interface are **RO**.

Component	Frame	Offset	Instance	
MPAM	MPAMF_BASE_rl	0x0048	MPAMF_PRI_IDR_rl	

When FEAT RME is implemented, accesses on this interface are RO.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.