SIMD&FP **Instructions**

SVE Instructions

SME Instructions

Index by Encoding

SQDMULLT (indexed)

Base

Instructions

Signed saturating doubling multiply long (top, indexed)

Multiply then double the odd-numbered signed elements within each 128-bit segment of the first source vector and the specified element in the corresponding second source vector segment, and place the results in overlapping double-width elements of the destination vector register. Each result element is saturated to the double-width N-bit element's signed integer range $-2^{(N-1)}$ to $(2^{(N-1)})-1$.

The elements within the second source vector are specified using an immediate index which selects the same element position within each 128bit vector segment. The index range is from 0 to one less than the number of elements per 128-bit segment, encoded in 2 or 3 bits depending on the size of the element.

It has encodings from 2 classes: 32-bit and 64-bit

32-bit

```
3130292827262524
                         22
                             2120191817161514131211109876543210
                  23
                             1 i3h Zm 1 1 1 0 i3l 1
|0 1 0 0 0 1 0 0|
                  1
                         0
                                                        Zn
               size<1>size<0>
```

SQDMULLT <Zd>.S, <Zn>.H, <Zm>.H[<imm>]

```
if ! HaveSVE2 () && ! HaveSME () then UNDEFINED;
constant integer esize = 16;
integer index = UInt(i3h:i3l);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Zd);
integer sel = 1;
```

64-bit

```
3130292827262524
                                  21 20 19181716151413121110 9 8 7 6 5 4 3 2 1 0
                     23
                             22
                                                1 1 1 0 |i2 | 1 |
|0 1 0 0 0 1 0 0|
                     1
                             1
                                  |1|i2h|
                                          Zm
                  size<1>size<0>
```

SQDMULLT <Zd>.D, <Zn>.S, <Zm>.S[<imm>]

```
if ! HaveSVE2 () && ! HaveSME () then UNDEFINED;
constant integer esize = 32;
integer index = UInt(i2h:i2l);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Zd);
integer sel = 1;
```

Assembler Symbols

<Zd> Is the name of the destination scalable vector register,

encoded in the "Zd" field.

<Zn> Is the name of the first source scalable vector register,

encoded in the "Zn" field.

<Zm> For the 32-bit variant: is the name of the second source scalable vector register Z0-Z7, encoded in the "Zm" field.

For the 64-bit variant: is the name of the second source scalable vector register Z0-Z15, encoded in the "Zm" field.

<imm> For the 32-bit variant: is the element index, in the range 0

to 7, encoded in the "i3h:i3l" fields.

For the 64-bit variant: is the element index, in the range 0

to 3, encoded in the "i2h:i2l" fields.

Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV (2 * esize);
constant integer eltspersegment = 128 DIV (2 * esize);
bits(VL) operand1 = Z[n, VL];
bits(VL) operand2 = Z[m, VL];
bits(VL) result;

for e = 0 to elements-1
   integer s = e - (e MOD eltspersegment);
   integer element1 = SInt(Elem[operand1, 2 * e + sel, esize]);
   integer element2 = SInt(Elem[operand2, 2 * s + index, esize]);
   integer res = 2 * element1 * element2;
   Elem[result, e, 2*esize] = SignedSat(res, 2*esize);
Z[d, VL] = result;
```

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright A© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu