<u>SME</u>	Index by
Instructions	Encoding

Pseu

### FMLSL (multiple vectors)

Base

**Instructions** 

Multi-vector floating-point multiply-subtract long

SIMD&FP

**Instructions** 

This half-precision floating-point multiply-subtract long instruction widens all 16-bit half-precision elements in the two or four first and second source vectors to single-precision format, then multiplies the corresponding elements and destructively subtracts these values without intermediate rounding from the overlapping 32-bit single-precision elements of the ZA double-vector groups. The lowest of the two consecutive vector numbers forming the double-vector group within each half of or each quarter of the ZA array are selected by the sum of the vector select register and immediate offset, modulo half or quarter the number of ZA array vectors.

**SVE** 

Instructions

The vector group symbol, VGx2 or VGx4, indicates that the ZA operand consists of two or four ZA double-vector groups respectively. The vector group symbol is preferred for disassembly, but optional in assembler source code.

This instruction follows SME ZA-targeting floating-point behaviors. This instruction is unpredicated.

It has encodings from 2 classes:  $\underline{\text{Two ZA double-vectors}}$  and  $\underline{\text{Four ZA double-vectors}}$  vectors

## Two ZA double-vectors (FEAT SME2)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 0 0 0 0 0 0 1 1 0 1 Zm 0 0 Rv 0 1 0 Zn 0 0 0 1 0 off2
```

```
if !HaveSME2() then UNDEFINED;
integer v = UInt('010':Rv);
integer n = UInt(Zn:'0');
integer m = UInt(Zm:'0');
integer offset = UInt(off2:'0');
boolean sub_op = TRUE;
constant integer nreg = 2;
```

# Four ZA double-vectors (FEAT\_SME2)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 0 0 0 0 0 0 1 1 0 1 Zm 0 1 0 Rv 0 1 0 Zn 0 0 0 1 0 off2
```

```
FMLSL ZA.S[<Wv>, <offs1>:<offs2>{, VGx4}], { <Zn1>.H-<Zn4>.H }, { <Zm1
if !HaveSME2() then UNDEFINED;
integer v = UInt('010':Rv);
integer n = UInt(Zn:'00');
integer m = UInt(Zm:'00');
integer offset = UInt(off2:'0');
boolean sub_op = TRUE;
constant integer nreg = 4;

Assembler Symbols

</pre>

<a href="https://www.new.assembler.com/septemble/">Wv></a>
   Is the 32-bit name of the vector select register W8-W11,
   encoded in the "Rv" field.
```

#### <offs1> Is the vector select offset, pointing to first of two consecutive vectors, encoded as "off2" field times 2. <offs2> Is the vector select offset, pointing to last of two consecutive vectors, encoded as "off2" field times 2 plus 1. < 7.n1 >For the two ZA double-vectors variant: is the name of the first scalable vector register of a multi-vector sequence. encoded as "Zn" times 2. For the four ZA double-vectors variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zn" times 4. <Zn4>Is the name of the fourth scalable vector register of a multivector sequence, encoded as "Zn" times 4 plus 3. <Zn2>Is the name of the second scalable vector register of a multi-vector sequence, encoded as "Zn" times 2 plus 1. < 7.m1 >For the two ZA double-vectors variant: is the name of the first scalable vector register of a multi-vector sequence. encoded as "Zm" times 2. For the four ZA double-vectors variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zm" times 4. <Zm4>Is the name of the fourth scalable vector register of a multivector sequence, encoded as "Zm" times 4 plus 3. < 7.m2 >Is the name of the second scalable vector register of a

#### **Operation**

```
CheckStreamingSVEAndZAEnabled();
constant integer VL = CurrentVL;
constant integer elements = VL DIV 32;
integer vectors = VL DIV 8;
integer vstride = vectors DIV nreg;
```

multi-vector sequence, encoded as "Zm" times 2 plus 1.

```
bits (32) vbase = X[v, 32];
integer vec = (UInt (vbase) + offset) MOD vstride;
bits(VL) result;
vec = vec - (vec MOD 2);
for r = 0 to nreq-1
    bits (VL) operand1 = \mathbb{Z}[n+r, VL];
    bits(VL) operand2 = \mathbb{Z}[m+r, VL];
    for i = 0 to 1
         bits (VL) operand3 = \underline{ZAvector}[vec + i, VL];
         for e = 0 to elements-1
              bits(16) element1 = \underline{\text{Elem}}[operand1, 2 * e + i, 16];
              bits (16) element 2 = Elem[operand 2, 2 * e + i, 16];
              bits (32) element 3 = Elem[operand 3, e, 32];
              if sub_op then element1 = FPNeq(element1);
         Elem[result, e, 32] = FPMulAddH_ZA(element3, element1, elem
ZAvector[vec + i, VL] = result;
    vec = vec + vstride;
```

<u>Base SIMD&FP SVE SME Index by Instructions Instructions Instructions Encoding</u>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Sh

**Pseu** 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.