PMZR_EL0, Performance Monitors Zero with Mask

The PMZR EL0 characteristics are:

Purpose

Zero the set of counters specified by the mask written to PMZR ELO.

Configuration

External register PMZR_EL0 bits [63:0] are architecturally mapped to AArch64 System register PMZR_EL0[63:0].

This register is present only when FEAT_PMUv3_EXT64 is implemented and FEAT_PMUv3p9 is implemented. Otherwise, direct accesses to PMZR EL0 are res0.

PMZR EL0 is in the Core power domain.

Attributes

PMZR EL0 is a 64-bit register.

This register is part of the **PMU** block.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36

RESO

C|P30|P29|P28|P27|P26|P25|P24|P23|P22|P21|P20|P19|P18|P17|P16|P15|P14|P13|P12|P11|P10|P9|P8|P7|P6|P5|P4|
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4

Bits [63:33]

Reserved, res0.

F<m>, bit [m+32], for m = 0 When FEAT PMUv3 ICNTR is implemented:

Zero fixed-function counter <m>.

F <m></m>	Meaning
0b0	Write is ignored.

0b1	Set fixed-function counter <m></m>
	to zero.

Writing 1 to PMZR EL0.F0 sets PMU.PMICNTR EL0 to zero.

Otherwise:

Reserved, res0.

C, bit [31]

Zero PMU.PMCCNTR EL0.

С	Meaning
0b0	Write is ignored.
0b1	Set PMU.PMCCNTR_EL0 to zero.

P < m >, bit [m], for m = 30 to 0

Zero <u>PMEVCNTR<m> EL0</u>.

P <m></m>	Meaning
0b0	Write is ignored.
0b1	Set <a href="mailto:PMEVCNTR<m>_EL0">EL0 to
	zero.

Accessing PMZR_EL0

Accesses to this register use the following encodings:

Accessible at offset 0xCAO from PMU

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
- When SoftwareLockStatus(), accesses to this register are WI.
- Otherwise, accesses to this register are **WO**.

AArch32	AArch64	AArch32	AArch64	Index by	External
Registers	Registers	Instructions	Instructions	Encoding	Registers

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.