AArch64 Instructions Index by Encoding

External Registers

GICD_IPRIORITYR<n>E, Holds the priority of the corresponding interrupt for each extended SPI supported by the GIC., n = 0 -255

The GICD_IPRIORITYR<n>E characteristics are:

Purpose

Holds the priority of the corresponding interrupt for each extended SPI supported by the GIC.

Configuration

This register is present only when FEAT_GICv3p1 is implemented. Otherwise, direct accesses to GICD_IPRIORITYR<n>E are res0.

When GICD TYPER.ESPI==0, these registers are res0.

When <u>GICD_TYPER</u>.ESPI==1, the number of implemented GICD_IPRIORITYR<n>E registers is ((<u>GICD_TYPER</u>.ESPI_range+1)*8). Registers are numbered from 0.

Attributes

GICD_IPRIORITYR<n>E is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
Priority offset 3B	Priority offset 2B	Priority offset 1B	Priority offset 0B

Priority_offset_3B, bits [31:24]

Interrupt priority value from an implementation defined range, at byte offset 3. Lower priority values correspond to greater priority of the interrupt.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Priority offset 2B, bits [23:16]

Interrupt priority value from an implementation defined range, at byte offset 2. Lower priority values correspond to greater priority of the interrupt.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Priority_offset_1B, bits [15:8]

Interrupt priority value from an implementation defined range, at byte offset 1. Lower priority values correspond to greater priority of the interrupt.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Priority_offset_0B, bits [7:0]

Interrupt priority value from an implementation defined range, at byte offset 0. Lower priority values correspond to greater priority of the interrupt.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

For interrupt ID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICD_IPRIORITYR<n> number, n, is given by n = (m-4096) DIV 4.
- The offset of the required GICD_IPRIORITYR<n>E register is (0x2000 + (4*n)).
- The byte offset of the required Priority field in this register is m MOD 4, where:
 - Byte offset 0 refers to register bits [7:0].
 - Byte offset 1 refers to register bits [15:8].
 - Byte offset 2 refers to register bits [23:16].
 - Byte offset 3 refers to register bits [31:24].

Accessing GICD_IPRIORITYR<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICD ISACTIVER<n>E, the corresponding bit is res0.

When $\underline{GICD} \ \underline{CTLR}.DS == 0$:

- A field that corresponds to a Group 0 or Secure Group 1 interrupt is RAZ/WI to Non-secure accesses.
- A Non-secure access to a field that corresponds to a Non-secure Group 1 interrupt behaves as described in Software accesses of interrupt priority.

Bits corresponding to unimplemented interrupts are RAZ/WI.

Note

Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than once. The effect of the change must be visible in finite time.

GICD_IPRIORITYR<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Distributor	Dist_base	0x2000 + (4 * n)	GICD_IPRIORITYR <n>E</n>

Accesses on this interface are RW.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.