GICH_EISR, End Interrupt Status Register

The GICH EISR characteristics are:

Purpose

Indicates which List registers have outstanding EOI maintenance interrupts.

Configuration

This register is present only when FEAT_GICv3_LEGACY is implemented and EL2 is implemented. Otherwise, direct accesses to GICH_EISR are res0.

This register is available when the GIC implementation supports interrupt virtualization.

Attributes

GICH_EISR is a 32-bit register.

Field descriptions

31302928272625242322212019181716	15	14	13	12	11	10	9	
RES0	Status15	Status14	Status13	Status12	Status11	Status10	Status9	Sta

Bits [31:16]

Reserved, res0.

Status<n>, bit [n], for n = 15 to 0

EOI maintenance interrupt status for List register <n>:

Status <n></n>	Meaning
0b0	GICH_LR <n> does not</n>
	have an EOI maintenance
	interrupt.
0b1	GICH_LR <n> has an EOI</n>
	maintenance interrupt that
	has not been handled.

For any <u>GICH_LR<n></u> register, the corresponding status bit is set to 1 if all of the following are true:

- GICH LR<n>.State is 0b00.
- GICH LR<n>.HW == 0.
- GICH LR<n>.EOI == 1.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing GICH EISR

This register is used only when System register access is not enabled. When System register access is enabled:

- For AArch32 implementations, <u>ICH_EISR</u> provides equivalent functionality.
- For AArch64 implementations, <u>ICH_EISR_EL2</u> provides equivalent functionality.

Bits corresponding to unimplemented List registers are RAZ.

GICH_EISR can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
GIC Virtual	0x0020	GICH_EISR
interface control		_

This interface is accessible as follows:

- When GICD CTLR.DS == 0, accesses to this register are **RO**.
- When an access is Secure, accesses to this register are **RO**.
- When an access is Non-secure, accesses to this register are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.