# ERRCIDR1, Component Identification Register 1

The ERRCIDR1 characteristics are:

## **Purpose**

Provides discovery information about the component.

For more information, see 'About the Component Identification scheme'.

## **Configuration**

Implementation of this register is optional.

ERRCIDR1 is implemented only as part of a memory-mapped group of error records.

#### **Attributes**

ERRCIDR1 is a 32-bit register.

## Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7	6	5	4	3	2	1	0
RES0					PF	ЯΜІ	$\overline{BL}$	1

#### Bits [31:8]

Reserved, res0.

#### **CLASS**, bits [7:4]

Component class.

CLASS	Meaning
0b1111	Generic peripheral with implementation defined register layout.

Other values are defined by the CoreSight Architecture.

This field reads as 0xF.

## **PRMBL\_1**, bits [3:0]

Component identification preamble, segment 1.

Reads as 0b0000.

Access to this field is **RO**.

# **Accessing ERRCIDR1**

## **ERRCIDR1** can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
RAS	0xFF4	ERRCIDR1

Accesses on this interface are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.