<u>Base SIMD&FP SVE SME Index by</u>
<u>Instructions Instructions Instructions Encoding</u>

# LD1H (scalar plus scalar, single register)

Contiguous load unsigned halfwords to vector (scalar index)

Contiguous load of unsigned halfwords to elements of a vector register from the memory address generated by a 64-bit scalar base and scalar index which is multiplied by 2 and added to the base address. After each element access the index value is incremented, but the index register is not updated. Inactive elements will not cause a read from Device memory or signal a fault, and are set to zero in the destination vector.

It has encodings from 3 classes:  $\underline{\text{16-bit element}}$  ,  $\underline{\text{32-bit element}}$  and  $\underline{\text{64-bit}}$  element

#### 16-bit element

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 0 0 1 0 0 1 0 1 Rm 0 1 0 Pg Rn Zt dtype<0>
```

```
LD1H { <Zt>.H }, <Pg>/Z, [<Xn | SP>, <Xm>, LSL #1]
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if Rm == '11111' then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer g = UInt(Pg);
constant integer esize = 16;
boolean unsigned = TRUE;
```

#### 32-bit element

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 0 1 0 0 1 0 0 1 1 0 Rm 0 1 0 Pg Rn Zt

dtype<0>
```

```
LD1H { <Zt>.S }, <Pg>/Z, [<Xn | SP>, <Xm>, LSL #1]
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if Rm == '11111' then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer g = UInt(Pg);
constant integer esize = 32;
constant integer msize = 16;
boolean unsigned = TRUE;
```

### 64-bit element

```
2019181716151413121110 9 8 7 6 5 4 3 2 1 0
31 30 29 28 27 26 25 24 23 22
                         21
1 0 1 0 0 1 0 0 1 1
                         1
                                  Rm
                                         0 1 0 Pg
                                                          Rn
```

dtype<dtype<0>

```
LD1H { <Zt>.D }, <Pg>/Z, [<Xn SP>, <Xm>, LSL #1]
```

```
if ! <a href="HaveSVE">HaveSME</a>() then UNDEFINED;
if Rm == '11111' then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 16;
boolean unsigned = TRUE;
```

## **Assembler Symbols**

<Zt>Is the name of the scalable vector register to be

transferred, encoded in the "Zt" field.

<Pg> Is the name of the governing scalable predicate register P0-

P7, encoded in the "Pg" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or

stack pointer, encoded in the "Rn" field.

<Xm> Is the 64-bit name of the general-purpose offset register,

encoded in the "Rm" field.

### Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(64) base;
bits(PL) mask = P[g, PL];
bits(VL) result;
bits (msize) data;
bits(64) offset;
constant integer mbytes = msize DIV 8;
boolean contiguous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = TRUE;
AccessDescriptor accdesc = CreateAccDescSVE (MemOp_LOAD, nontemporal, co
if !<u>AnyActiveElement</u>(mask, esize) then
    if n == 31 && ConstrainUnpredictableBool(Unpredictable CHECKSPNONEF
        CheckSPAlignment();
else
    if n == 31 then <a href="CheckSPAlignment">CheckSPAlignment</a>();
    base = if n == 31 then SP[] else X[n, 64];
    offset = X[m, 64];
```

```
for e = 0 to elements-1
   if ActivePredicateElement(mask, e, esize) then
      bits(64) addr = base + (UInt(offset) + e) * mbytes;
      data = Mem[addr, mbytes, accdesc];
      Elem[result, e, esize] = Extend(data, esize, unsigned);
   else
      Elem[result, e, esize] = Zeros(esize);
Z[t, VL] = result;
```

### **Operational information**

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then if PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu