# **TRCSTATR, Trace Status Register**

The TRCSTATR characteristics are:

### **Purpose**

Returns the trace unit status.

# **Configuration**

AArch64 System register TRCSTATR bits [31:0] are architecturally mapped to External register TRCSTATR[31:0].

This register is present only when FEAT\_ETE is implemented and FEAT\_TRC\_SR is implemented. Otherwise, direct accesses to TRCSTATR are undefined.

### **Attributes**

TRCSTATR is a 64-bit register.

# Field descriptions

| 636261605958575655545352515049484746454443424140393837363534 | 33             | 32    |
|--|----------------|-------|
| RES0   |                |       |
| RES0   | <b>PMSTABL</b> | EIDLE |
| 31302928272625242322212019181716151413121110 9 8 7 6 5 4 3 2 | 1              | 0     |

#### Bits [63:2]

Reserved, res0.

#### PMSTABLE, bit [1]

Programmers' model stable.

| PMSTABLE | Meaning                               |
|----------|---------------------------------------|
| 0b0      | The programmers' model is not stable. |
| 0b1      | The programmers' model is stable.     |

Accessing this field has the following behavior:

• When the trace unit is enabled, access to this field is **UNKNOWN/WI**.

• Otherwise, access to this field is **RO**.

#### IDLE, bit [0]

Idle status.

| IDLE | Meaning                     |
|------|-----------------------------|
| 0d0  | The trace unit is not idle. |
| 0b1  | The trace unit is idle.     |

# **Accessing TRCSTATR**

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, TRCSTATR

| op0  | op1   | CRn    | CRm    | op2   |
|------|-------|--------|--------|-------|
| 0b10 | 0b001 | 0b0000 | 0b0011 | 0b000 |

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR EL3.FGTEn == '1') && HDFGRTR EL2.TRCSTATR == '1'
then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCSTATR;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.