AArch64
Instructions

Index by Encoding External Registers

# GICV\_HPPIR, Virtual Machine Highest Priority Pending Interrupt Register

The GICV HPPIR characteristics are:

## **Purpose**

Provides the INTID of the highest priority pending Group 0 virtual interrupt in the List registers.

This register corresponds to the physical CPU interface register GICC HPPIR.

## **Configuration**

This register is present only when FEAT\_GICv3\_LEGACY is implemented and EL2 is implemented. Otherwise, direct accesses to GICV\_HPPIR are res0.

This register is available when the GIC implementation supports interrupt virtualization.

### **Attributes**

GICV\_HPPIR is a 32-bit register.

## Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESO INTID

#### Bits [31:25]

Reserved, res0.

#### **INTID, bits [24:0]**

The INTID of the signaled interrupt.

#### Note

INTIDs 1020-1023 are reserved and convey additional information such as spurious interrupts.

When affinity routing is not enabled:

- Bits [23:13] are res0.
- For SGIs, bits [12:10] identify the CPU interface corresponding to the source PE. For all other interrupts these bits are res0.

Reads of the GICC\_HPPIR that do not return a valid INTID return a spurious INTID, 1022 or 1023. See 'Special INTIDs' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

| Highest<br>priority<br>pending<br>interrupt<br>Group | GICV_HPPIR<br>read | GICV_CTLR.AckCtl | Returned<br>INTID |
|--|--------------------|------------------|-------------------|
| 1  | Non-secure         | X                | ID of             |
|  |                    |                  | Group 1           |
|  |                    |                  | interrupt         |
| 1  | Secure             | 0                | 1022              |
| 1  | Secure             | 1                | ID of             |
|  |                    |                  | Group 1           |
|  |                    |                  | interrupt         |
| 0  | Non-secure         | X                | 1023              |
| 0  | Secure             | x                | ID of             |
|  |                    |                  | Group 0           |
|  |                    |                  | interrupt         |
| No<br>pending<br>interrupts                          | X                  | X                | 1023              |

If the CPU interface supports only a single Security state, the entries that apply to Secure reads describe the behavior.

# **Accessing GICV\_HPPIR**

This register is used only when System register access is not enabled. When System register access is enabled:

- For AArch32 implementations, <a href="ICC\_HPPIR0">ICC\_HPPIR0</a> provides equivalent functionality.
- For AArch64 implementations, <a href="ICC\_HPPIR0\_EL1">ICC\_HPPIR0\_EL1</a> provides equivalent functionality.

This register is used for Group 0 interrupts only. <u>GICV\_AHPPIR</u> provides equivalent functionality for Group 1 interrupts.

When affinity routing is enabled, it is a programming error to use memory-mapped registers to access the GIC.

### GICV\_HPPIR can be accessed through the memory-mapped interfaces:

| Component                 | Offset | Instance   |  |
|---------------------------|--------|------------|--|
| GIC Virtual CPU interface | 0x0018 | GICV_HPPIR |  |

This interface is accessible as follows:

- When GICD CTLR.DS == 0, accesses to this register are **RO**.
- When an access is Secure, accesses to this register are **RO**.
- When an access is Non-secure, accesses to this register are **RO**.

| AArch32          | AArch64          | AArch32             | AArch64             | Index by        | <u>External</u>  |
|------------------|------------------|---------------------|---------------------|-----------------|------------------|
| <u>Registers</u> | <u>Registers</u> | <u>Instructions</u> | <u>Instructions</u> | <b>Encoding</b> | <u>Registers</u> |

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.