AArch64
Instructions

Index by Encoding External Registers

# GICD\_ICPENDR<n>E, Interrupt Clear-Pending Registers (extended SPI range), n = 0 - 31

The GICD ICPENDR<n>E characteristics are:

## **Purpose**

Removes the pending state to the corresponding SPI in the extended SPI range.

# **Configuration**

This register is present only when FEAT\_GICv3p1 is implemented. Otherwise, direct accesses to GICD\_ICPENDR<n>E are res0.

When <u>GICD TYPER</u>.ESPI==0, these registers are res0.

When <u>GICD\_TYPER</u>.ESPI==1, the number of implemented GICD\_ICPENDR<n>E registers is (<u>GICD\_TYPER</u>.ESPI\_range+1). Registers are numbered from 0.

#### **Attributes**

GICD ICPENDR<n>E is a 32-bit register.

# Field descriptions

31 30 29 28 27
Clear pending bit31Clear pending bit30Clear pending bit29Clear pending bit28Clear pending bi

#### Clear\_pending\_bit<x>, bit [x], for x = 31 to 0

For the extended PPIs, removes the pending state to interrupt number x. Reads and writes have the following behavior:

Clear_pending_bit <x></x>	Meaning	
0b0	If read, indicates that the	
	corresponding interrupt is	
	not pending.	
	If written, has no effect.	

0b1

If read, indicates that the corresponding interrupt is pending, or active and pending.

If written, changes the state of the corresponding interrupt from pending to inactive, or from active and pending to active.

This has no effect in the following cases:

- If the interrupt is not pending and is not active and pending.
- If the interrupt is a level-sensitive interrupt that is pending or active and pending for a reason other than a write to GICD\_ISPENDR<n>E. In this case, if the interrupt signal continues to be asserted, the interrupt remains pending or active and pending.

The reset behavior of this field is:

• On a GIC reset, this field resets to 0.

For INTID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICD\_ICPENDR<n>E number, n, is given by n = (m-4096) DIV 32.
- The offset of the required GICD ICPENDR<n>E is (0x1800 + (4\*n)).
- The bit number of the required group modifier bit in this register is (m-4096) MOD 32.

### Accessing GICD ICPENDR<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICD ICPENDR<n>E, the corresponding bit is res0.

When <u>GICD\_CTLR</u>.DS==0, bits corresponding to Secure SPIs are RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

# **GICD\_ICPENDR**<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Distributor	Dist_base	0x1800 + (4 * n)	GICD_ICPENDR <n>E</n>

Accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.