AArch64
Instructions

Index by Encoding

External Registers

# GICD\_ISACTIVER<n>E, Interrupt Set-Active Registers (extended SPI range), n = 0 - 31

The GICD ISACTIVER<n>E characteristics are:

## **Purpose**

Adds the active state to the corresponding SPI in the extended SPI range.

### **Configuration**

This register is present only when FEAT\_GICv3p1 is implemented. Otherwise, direct accesses to GICD\_ISACTIVER<n>E are res0.

When GICD TYPER.ESPI==0, these registers are res0.

When GICD\_TYPER.ESPI==1, the number of implemented GICD\_ISACTIVER<n>E registers is (GICD\_TYPER.ESPI\_range+1). Registers are numbered from 0.

#### **Attributes**

GICD ISACTIVER<n>E is a 32-bit register.

# Field descriptions

31 30 29 28 27 26
Set active bit31Set active bit30Set active bit29Set active bit28Set active bit27Set active bit26

### Set\_active\_bit<x>, bit [x], for x = 31 to 0

For the extended SPIs, adds the active state to interrupt number x. Reads and writes have the following behavior:

Set_active_bit <x></x>	Meaning
0b0	If read, indicates that the corresponding interrupt is not active, and is not active and pending.
	If written, has no effect.

0b1	If read, indicates
	that the
	corresponding
	interrupt is active,
	or active and
	pending on this PE.
	If written, activates
	the corresponding
	interrupt, if the
	interrupt is not
	already active. If
	the interrupt is
	already active, the
	write has no effect.
	After a write of 1 to
	this bit, a
	subsequent read of
	this bit returns 1.

The reset behavior of this field is:

• On a GIC reset, this field resets to 0.

For INTID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICD\_ISACTIVER<n>E number, n, is given by n = (m-4096) DIV 32.
- The offset of the required GICD\_ISACTIVER<n>E is (0x1A00 + (4\*n)).
- The bit number of the required group modifier bit in this register is (m-4096) MOD 32.

# Accessing GICD\_ISACTIVER<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICD\_ISACTIVER<n>E, the corresponding bit is res0.

When <u>GICD\_CTLR</u>.DS==0, bits corresponding to Secure SPIs are RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

# GICD\_ISACTIVER<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Distributor	Dist_base	0×1A00 + (4 * n)	GICD_ISACTIVER <n>E</n>

Accesses on this interface are RW.

AArch32AArch64AArch32AArch64Index byExternal RegistersRegistersRegistersInstructionsEncodingRegisters

 $28/03/2023\ 16:01;\ 72747e43966d6b97dcbd230a1b3f0421d1ea3d94$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.