AArch64
Instructions

Index by Encoding

External Registers

PMCIDRO, Performance Monitors Component Identification Register 0

The PMCIDRO characteristics are:

Purpose

Provides information to identify a Performance Monitor component.

For more information, see 'About the Component Identification scheme'.

Configuration

This register is present only when FEAT_PMUv3_EXT is implemented and an implementation implements PMCIDR0. Otherwise, direct accesses to PMCIDR0 are res0.

If FEAT_DoPD is implemented, this register is in the Core power domain. If FEAT_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

Attributes

PMCIDR0 is a 32-bit register.

This register is part of the **PMU** block.

Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4 3 2 1 0
RES0	PRMBL 0

Bits [31:8]

Reserved, res0.

PRMBL 0, bits [7:0]

Preamble.

Reads as 0x0D.

Access to this field is **RO**.

Accessing PMCIDR0

Accesses to this register use the following encodings:

Accessible at offset 0xFF0 from PMU

- When FEAT_DoPD is implemented and !IsCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

<u>AArch32</u> <u>AArch64</u> <u>AArch32</u> Registers Registers Instructions

AArch64 Instructions Index by Encoding External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.