AArch64
Instructions

Index by Encoding

External Registers

# AMCIDR2, Activity Monitors Component Identification Register 2

The AMCIDR2 characteristics are:

### **Purpose**

Provides information to identify an activity monitors component.

For more information, see 'About the Component identification scheme'.

## **Configuration**

It is implementation defined whether AMCIDR2 is implemented in the Core power domain or in the Debug power domain.

Implementation of this register is optional.

This register is present only when FEAT\_AMUv1 is implemented.

#### **Attributes**

AMCIDR2 is a 32-bit register.

#### Field descriptions

| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 | 7 | 6 5 | 4  | 3               | 2 | 1 | 0 |
|---|---|-----|----|-----------------|---|---|---|
| RES0  |   |     | RM | $\overline{BL}$ | 2 |   |   |

#### Bits [31:8]

Reserved, res0.

#### **PRMBL 2, bits [7:0]**

Preamble.

Reads as  $0 \times 0.5$ .

Access to this field is **RO**.

## **Accessing AMCIDR2**

#### AMCIDR2 can be accessed through the memory-mapped interfaces:

| Component | Offset | Instance |
|-----------|--------|----------|
| AMU       | 0xFF8  | AMCIDR2  |

Accesses on this interface are  ${f RO}.$ 

| AArch32          | AArch64          | AArch32             | AArch64             | Index by        | <b>External</b>  |
|------------------|------------------|---------------------|---------------------|-----------------|------------------|
| <u>Registers</u> | <u>Registers</u> | <u>Instructions</u> | <u>Instructions</u> | <b>Encoding</b> | <u>Registers</u> |

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.