AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

GICD_IROUTER<n>E, Interrupt Routing Registers (Extended SPI Range), n = 0 - 1023

The GICD IROUTER<n>E characteristics are:

Purpose

When affinity routing is enabled, provides routing information for the corresponding SPI in the extended SPI range.

Configuration

This register is present only when FEAT_GICv3p1 is implemented. Otherwise, direct accesses to GICD_IROUTER<n>E are res0.

When <u>GICD TYPER</u>.ESPI==0, these registers are res0.

When <u>GICD_TYPER</u>.ESPI==1, the number of implemented GICD_IROUTER<n>E registers is (((<u>GICD_TYPER</u>.ESPI_range+1)*32)-1). Registers are numbered from 0.

Attributes

GICD IROUTER<n>E is a 64-bit register.

Field descriptions

62616059585756555453525150494847464544434241403938373635343332

RES0				Aff3			
Interrupt_Routing_Mode	nterrupt_Routing_Mode RES0 Aff2 Aff1			Aff0			
31	30292827262524	2322212019181716	151413121110 9 8	7 6 5	4 3	2 :	1 0

Bits [63:40]

Reserved, res0.

Aff3, bits [39:32]

Affinity level 3.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Interrupt Routing Mode, bit [31]

Interrupt Routing Mode. Defines how SPIs are routed in an affinity hierarchy:

Interrupt_Routing_Mode	Meaning
0b0	Interrupts
	routed to
	the PE
	specified by
	a.b.c.d. In
	this routing,
	a, b, c, and d
	are the
	values of
	fields Aff3,
	Aff2, Aff1,
	and Aff0
	respectively.
0b1	Interrupts
	routed to
	any PE
	defined as a
	participating
	node.

If GICD_IROUTER<n>E.IRM == 0 and the affinity path does not correspond to an implemented PE, then if the corresponding interrupt becomes pending behavior is constrained unpredictable:

- The interrupt is not forwarded to any PE, direct reads return the written value
- The affinity path is treated as an unknown implemented PE, direct reads return the unknown implemented PE
- The affinity path is treated as an unknown implemented PE, direct reads return the written value

When <u>GICD_TYPER</u>.No1N is 1, 1 of N distribution is not supported. Setting this field to 1 is constrained unpredictable, the permitted behaviors are:

- The field behaves as if set to 0 for all purposes.
- The field behaves as if set to 0 for all purposes other than a direct-read of the register.
- The interrupt is treated as not targeting any PE.

When this bit is set to 1, GICD_IROUTER<n>E.{Aff3, Aff2, Aff1, Aff0} are unknown.

Note

An implementation might choose to make the Aff<n> fields RO when this field is 1.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Bits [30:24]

Reserved, res0.

Aff2, bits [23:16]

Affinity level 2.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Aff1, bits [15:8]

Affinity level 1.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Aff0, bits [7:0]

Affinity level 0.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

For an SPI with INTID m:

- The corresponding GICD_IROUTER<n>E register number, n, is given by n = m.
- The offset of the GICD IROUTER<n>E register is 0x6000 + 8n.

Accessing GICD_IROUTER<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICD IROUTER<n>E, the register is res0.

When <u>GICD_CTLR</u>.DS==0, a register that corresponds to a Group 0 or Secure Group 1 interrupt is RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

GICD_IROUTER<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Distributor	Dist_base	0x8000 + (8 * n)	GICD_IROUTER <n>E</n>

Accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.