ERRCIDRO, Component Identification Register0

The ERRCIDRO characteristics are:

Purpose

Provides discovery information about the component.

For more information, see 'About the Component Identification scheme'.

Configuration

Implementation of this register is optional.

ERRCIDRO is implemented only as part of a memory-mapped group of error records.

Attributes

ERRCIDR0 is a 32-bit register.

Field descriptions

RESO	6 5 4 3 2 1 0	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8
NESO	PRMBL_0	

Bits [31:8]

Reserved, res0.

PRMBL_0, bits [7:0]

Component identification preamble, segment 0.

Reads as 0x0D.

Access to this field is **RO**.

Accessing ERRCIDR0

ERRCIDRO can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
_		

RAS	0xFF0	ERRCIDR0
-----	-------	----------

Accesses on this interface are **RO**.

AArch32 Registers AArch64 Registers

AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.