External

Registers

# ICV\_IGRPEN1\_EL1, Interrupt Controller Virtual Interrupt Group 1 Enable register

The ICV IGRPEN1 EL1 characteristics are:

### **Purpose**

Controls whether virtual Group 1 interrupts are enabled for the current Security state.

### **Configuration**

AArch64 System register ICV\_IGRPEN1\_EL1 bits [31:0] are architecturally mapped to AArch32 System register ICV\_IGRPEN1[31:0].

This register is present only when FEAT\_GICv3 is implemented and EL2 is implemented. Otherwise, direct accesses to ICV\_IGRPEN1\_EL1 are undefined.

### **Attributes**

ICV IGRPEN1 EL1 is a 64-bit register.

## Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

05 02 02 00 05 5 0 05 5 0 15 05 5 2 5 2 5 2 5 0 15 10 17 10 15 11 15 12 12 10 55 5 0 57 5 0 55 5 1 55	
RESO	
NESO .	
RESO.	Fnahla
NESO .	LITUDIC
31 30 20 20 27 26 25 24 23 22 21 20 10 10 10 10 10 11 11 10 10 10 10 10 10	Λ

#### Bits [63:1]

Reserved, res0.

### Enable, bit [0]

Enables virtual Group 1 interrupts.

Enable	Meaning
0d0	Virtual Group 1 interrupts are disabled.
0b1	Virtual Group 1 interrupts are enabled.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

## Accessing ICV\_IGRPEN1\_EL1

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, ICC\_IGRPEN1\_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1100	0b111

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && SCR EL3.IRQ == '1' then
        UNDEFINED;
    elsif ICC_SRE_EL1.SRE == '0' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HFGRTR_EL2.ICC_IGRPENn_EL1
== '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && ICH_HCR_EL2.TALL1 == '1'
then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.IMO == '1' then
        X[t, 64] = ICV_IGRPEN1_EL1;
    elsif HaveEL(EL3) && SCR EL3.IRQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) then
        if SCR_EL3.NS == '0' then
            X[t, 64] = ICC_IGRPEN1_EL1_S;
        else
            X[t, 64] = ICC_IGRPEN1_EL1_NS;
    else
        X[t, 64] = ICC_IGRPEN1_EL1;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR EL3.IRQ == '1' then
        UNDEFINED;
    elsif ICC_SRE_EL2.SRE == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
```

```
elsif HaveEL(EL3) && SCR EL3.IRQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
   elsif HaveEL(EL3) then
        if SCR EL3.NS == '0' then
            X[t, 64] = ICC_IGRPEN1_EL1_S;
        else
            X[t, 64] = ICC IGRPEN1 EL1 NS;
    else
        X[t, 64] = ICC_IGRPEN1_EL1;
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR EL3.NS == '0' then
            X[t, 64] = ICC_IGRPEN1_EL1_S;
        else
            X[t, 64] = ICC IGRPEN1 EL1 NS;
```

## MSR ICC IGRPEN1 EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1100	0b111

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elsif ICC SRE EL1.SRE == '0' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HFGWTR_EL2.ICC_IGRPENn_EL1
== '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && ICH_HCR_EL2.TALL1 == '1'
then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.IMO == '1' then
        ICV_IGRPEN1_EL1 = X[t, 64];
    elsif HaveEL(EL3) && SCR_EL3.IRQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) then
   if SCR_EL3.NS == '0' then
            ICC\_IGRPEN1\_EL1\_S = X[t, 64];
```

```
else
            ICC IGRPEN1 EL1 NS = X[t, 64];
    else
        ICC_IGRPEN1_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.IRQ == '1' then
        UNDEFINED;
    elsif ICC_SRE_EL2.SRE == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && SCR_EL3.IRQ == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED:
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) then
  if SCR_EL3.NS == '0' then
            ICC IGRPEN1 EL1 S = X[t, 64];
        else
            ICC IGRPEN1 EL1 NS = X[t, 64];
    else
        ICC IGRPEN1 EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR EL3.NS == '0' then
            ICC IGRPEN1 EL1 S = X[t, 64];
        else
            ICC IGRPEN1 EL1 NS = X[t, 64];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.