ID_ISAR4_EL1, AArch32 Instruction Set Attribute Register 4

The ID ISAR4 EL1 characteristics are:

Purpose

Provides information about the instruction sets implemented by the PE in AArch32 state.

Must be interpreted with <u>ID_ISAR0_EL1</u>, <u>ID_ISAR1_EL1</u>, <u>ID_ISAR2_EL1</u>, <u>ID_ISAR3_EL1</u>, and <u>ID_ISAR5_EL1</u>.

For general information about the interpretation of the ID registers, see 'Principles of the ID scheme for fields in ID registers'.

Configuration

AArch64 System register ID_ISAR4_EL1 bits [31:0] are architecturally mapped to AArch32 System register ID_ISAR4[31:0].

Attributes

ID ISAR4 EL1 is a 64-bit register.

Field descriptions

When AArch32 is supported:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RES0												
SWP_frac	PSR_M	SynchPrim	_fBaxcrier	SMC	Writeba	ck V	Vith:	Shif	ts	Un	priv	/
31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9	8	7 6	5	4	3 2	1	0

Bits [63:32]

Reserved, res0.

SWP frac, bits [31:28]

Indicates support for the memory system locking the bus for SWP or SWPB instructions. Defined values are:

SWP_frac	Meaning	

0000d0	SWP or SWPB instructions
	not implemented.
0b0001	SWP or SWPB implemented
	but only in a uniprocessor
	context. SWP and SWPB do
	not guarantee whether
	memory accesses from other
	Requesters can come
	between the load memory
	access and the store
	memory access of the SWP
	or SWPB.

All other values are reserved. This field is valid only if <u>ID ISARO</u>. Swap is 0b0000.

In Armv8-A, the only permitted value is 0b0000.

PSR M, bits [27:24]

Indicates the implemented M-profile instructions to modify the PSRs. Defined values are:

PSR_M	Meaning
000000	None implemented.
0b0001	Adds the M-profile forms of the CPS, MRS, and MSR instructions.

All other values are reserved.

In Armv8-A, the only permitted value is 0b0000.

SynchPrim_frac, bits [23:20]

Used in conjunction with <u>ID_ISAR3</u>. SynchPrim to indicate the implemented Synchronization Primitive instructions. Possible values are:

Cross oh Derives from	Maanina
SynchPrim_frac	Meaning

000000	If SynchPrim ==
	0b0000, no
	Synchronization
	Primitives
	implemented. If
	SynchPrim ==
	0b0001, adds the
	LDREX and STREX
	instructions. If
	SynchPrim ==
	0b0010, also adds the
	CLREX, LDREXB,
	LDREXH, STREXB,
	STREXH, LDREXD,
	and STREXD
	instructions.
0b0011	If SynchPrim ==
	0b0001, adds the
	LDREX, STREX,
	CLREX, LDREXB,
	LDREXH, STREXB,
	and STREXH
	instructions.

All other combinations of SynchPrim and SynchPrim_frac are reserved.

In Armv8-A, the only permitted value is 0b0000.

Barrier, bits [19:16]

Indicates the implemented Barrier instructions in the A32 and T32 instruction sets. Defined values are:

Barrier	Meaning	
0b0000	None implemented. Barrier	
	operations are provided only	
	as System instructions in the	
	(coproc==0b1111) encoding	
	space.	
0b0001	Adds the DMB, DSB, and ISB	
	barrier instructions.	

All other values are reserved.

In Armv8-A, the only permitted value is 0b0001.

SMC, bits [15:12]

Indicates the implemented SMC instructions. Defined values are:

SMC	Meaning	
000000	None implemented.	
0b0001	Adds the SMC instruction.	

All other values are reserved.

In Armv8-A, the permitted values are:

- If EL3 is implemented and EL1 can use AArch32, the only permitted value is 0b0001.
- If neither EL3 nor EL2 is implemented, the only permitted value is 0b0000.

If EL1 cannot use AArch32, this field has the value 0b0000.

Writeback, bits [11:8]

Indicates the support for Writeback addressing modes. Defined values are:

Writeback	Meaning
0b0000	Basic support. Only the
	LDM, STM, PUSH, POP,
	SRS, and RFE instructions
	support writeback
	addressing modes. These
	instructions support all of
	their writeback addressing
	modes.
0b0001	Adds support for all of the
	writeback addressing
	modes.

All other values are reserved.

In Armv8-A, the only permitted value is 0b0001.

WithShifts, bits [7:4]

Indicates the support for instructions with shifts. Defined values are:

WithShifts	Meaning
000000	Nonzero shifts supported only in MOV and shift instructions.
0b0001	Adds support for shifts of loads and stores over the range LSL 0-3.

0b0011	As for 0b0001, and adds support for other constant shift options, both on load/ store and other instructions.	
0b0100	As for 0b0011, and adds support for register-controlled shift options.	

All other values are reserved.

In Armv8-A, the only permitted value is 0b0100.

Unpriv, bits [3:0]

Indicates the implemented unprivileged instructions. Defined values are:

Unpriv	Meaning
000000	None implemented. No T
	variant instructions are
	implemented.
0b0001	Adds the LDRBT, LDRT, STRBT,
	and STRT instructions.
0b0010	As for 0b0001, and adds the
	LDRHT, LDRSBT, LDRSHT, and
	STRHT instructions.

All other values are reserved.

In Armv8-A, the only permitted value is 0b0010.

Otherwise:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

03 02 01 00 33 30 37 30 33 31 33 32 31 30 13 10 17 10 13 11 13 12 11 10 33 30 37 30 33 31 3	
LINICNICAL	
UNKNOWN	
- CHILLOWIT	
LINICALOMAN	
UNKNOWN	
CHROWN	

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bits [63:0]

Reserved, unknown.

Accessing ID_ISAR4_EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, ID ISAR4 EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0010	0b100

```
if PSTATE.EL == ELO then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_ISAR4\_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ID_ISAR4\_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID_ISAR4\_EL1;
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.