

## PMEVCNTR<n>\_EL0, Performance Monitors Event Count Registers, n = 0 - 30

The PMEVCNTR<n>\_EL0 characteristics are:

### Purpose

Holds event counter <n>, which counts events, where <n> is 0 to 30.

### Configuration

External register PMEVCNTR<n>\_EL0 bits [63:0] are architecturally mapped to AArch64 System register [PMEVCNTR<n>\\_EL0\[63:0\]](#) when FEAT\_PMUv3\_EXT64 is implemented or FEAT\_PMUv3p5 is implemented.

External register PMEVCNTR<n>\_EL0 bits [31:0] are architecturally mapped to AArch64 System register [PMEVCNTR<n>\\_EL0\[31:0\]](#) when FEAT\_PMUv3\_EXT32 is implemented and FEAT\_PMUv3p5 is not implemented.

External register PMEVCNTR<n>\_EL0 bits [31:0] are architecturally mapped to AArch32 System register [PMEVCNTR<n>\[31:0\]](#).

This register is present only when FEAT\_PMUv3\_EXT is implemented. Otherwise, direct accesses to PMEVCNTR<n>\_EL0 are res0.

PMEVCNTR<n>\_EL0 is in the Core power domain.

### Attributes

PMEVCNTR<n>\_EL0 is a:

- 64-bit register when FEAT\_PMUv3p5 is implemented
- 32-bit register otherwise

This register is part of the [PMU](#) block.

### Field descriptions

#### When FEAT\_PMUv3p5 is implemented:

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Event counter n																															
Event counter n																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## Bits [63:0]

Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.


If the highest implemented Exception level is using AArch32, the optional external interface to the performance monitors is implemented, and the [PMCR.LP](#) and [HDCR.HLP](#) bits are RAZ/WI, then locations in the external interface to the performance monitors that map to `PMEVCNTR<n>_EL0[63:32]` return unknown values on reads.

If the implementation does not support AArch64, bits [63:32] of the event counters are not required to be implemented.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

## Otherwise:



## Bits [31:0]

Event counter n. Value of event counter n, where n is the number of this register and is a number from 0 to 30.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

## Accessing PMEVCNTR<n>\_EL0

External accesses to the performance monitors ignore the following controls:

- [PMUSERENR\\_EL0](#).
- If implemented, [MDCR\\_EL2](#).{TPM, TPMCR, HPMN}.
- [MDCR\\_EL3](#).TPM.

This means that all counters are accessible regardless of the current Exception level or privilege of the access.

If FEAT\_PMUv3p5 is not implemented, when `IsCorePowered()`, `DoubleLockStatus()`, `OSLockStatus()` or `!AllowExternalPMUAccess()`, 32-bit accesses to `0x004+8Å—n` have a constrained unpredictable behavior.

---

**Note**

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

---

Accesses to this register use the following encodings:

**When FEAT\_PMUv3\_EXT64 is implemented**

[63:0] Accessible at offset  $0x000 + (8 * n)$  from PMU

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

**When FEAT\_PMUv3\_EXT32 is implemented and FEAT\_PMUv3p5 is implemented**

[63:0] Accessible at offset  $0x000 + (8 * n)$  from PMU

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
- When SoftwareLockStatus(), accesses to this register are **RO**.
- Otherwise, accesses to this register are **RW**.

**When FEAT\_PMUv3\_EXT32 is implemented and FEAT\_PMUv3p5 is not implemented**

**[31:0] Accessible at offset 0x000 + (8 \* n) from PMU**

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
- When SoftwareLockStatus(), accesses to this register are **RO**.
- Otherwise, accesses to this register are **RW**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.