Sh

Pseu

## **A64 -- SME Instructions (alphabetic order)**

<u>ADD (array accumulators)</u>: Add multi-vector to ZA array vector accumulators.

<u>ADD (array results, multiple and single vector)</u>: Add replicated single vector to multi-vector with ZA array vector results.

<u>ADD (array results, multiple vectors)</u>: Add multi-vector to multi-vector with ZA array vector results.

<u>ADD</u> (to vector): Add replicated single vector to multi-vector with multi-vector result.

ADDHA: Add horizontally vector elements to ZA tile.

<u>ADDSPL</u>: Add multiple of Streaming SVE predicate register size to scalar register.

<u>ADDSVL</u>: Add multiple of Streaming SVE vector register size to scalar register.

<u>ADDVA</u>: Add vertically vector elements to ZA tile.

<u>BFADD</u>: BFloat16 floating-point add multi-vector to ZA array vector accumulators.

**BFCLAMP**: Multi-vector BFloat16 floating-point clamp to minimum/ maximum number.

<u>BFCVT</u>: Multi-vector floating-point convert from single-precision to packed BFloat16 format.

<u>BFCVTN</u>: Multi-vector floating-point convert from single-precision to interleaved BFloat16 format.

BFDOT (multiple and indexed vector): Multi-vector BFloat16 floating-point dot-product by indexed element.

BFDOT (multiple and single vector): Multi-vector BFloat16 floating-point dot-product by vector.

BFDOT (multiple vectors): Multi-vector BFloat16 floating-point dot-product.

BFMAX (multiple and single vector): Multi-vector BFloat16 floating-point maximum by vector.

BFMAX (multiple vectors): Multi-vector BFloat16 floating-point maximum.

BFMAXNM (multiple and single vector): Multi-vector BFloat16 floating-point maximum number by vector.

<u>BFMAXNM (multiple vectors)</u>: Multi-vector BFloat16 floating-point maximum number.

BFMIN (multiple and single vector): Multi-vector BFloat16 floating-point minimum by vector.

<u>BFMIN (multiple vectors)</u>: Multi-vector BFloat16 floating-point minimum.

<u>BFMINNM (multiple and single vector)</u>: Multi-vector BFloat16 floating-point minimum number by vector.

<u>BFMINNM (multiple vectors)</u>: Multi-vector BFloat16 floating-point minimum number.

<u>BFMLA (multiple and indexed vector)</u>: Multi-vector BFloat16 floating-point fused multiply-add by indexed element.

BFMLA (multiple and single vector): Multi-vector BFloat16 floating-point fused multiply-add by vector.

<u>BFMLA (multiple vectors)</u>: Multi-vector BFloat16 floating-point fused multiply-add.

BFMLAL (multiple and indexed vector): Multi-vector BFloat16 floating-point multiply-add long by indexed element.

BFMLAL (multiple and single vector): Multi-vector BFloat16 floating-point multiply-add long by vector.

<u>BFMLAL (multiple vectors)</u>: Multi-vector BFloat16 floating-point multiply-add long.

<u>BFMLS (multiple and indexed vector)</u>: Multi-vector BFloat16 floating-point fused multiply-subtract by indexed element.

<u>BFMLS (multiple and single vector)</u>: Multi-vector BFloat16 floating-point fused multiply-subtract by vector.

BFMLS (multiple vectors): Multi-vector BFloat16 floating-point fused multiply-subtract.

BFMLSL (multiple and indexed vector): Multi-vector BFloat16 floating-point multiply-subtract long by indexed element.

BFMLSL (multiple and single vector): Multi-vector BFloat16 floating-point multiply-subtract long by vector.

<u>BFMLSL (multiple vectors)</u>: Multi-vector BFloat16 floating-point multiply-subtract long.

<u>BFMOPA (non-widening)</u>: BFloat16 floating-point outer product and accumulate.

BFMOPA (widening): BFloat16 sum of outer products and accumulate.

<u>BFMOPS (non-widening)</u>: BFloat16 floating-point outer product and subtract.

BFMOPS (widening): BFloat16 sum of outer products and subtract.

<u>BFSUB</u>: BFloat16 floating-point subtract multi-vector from ZA array vector accumulators.

<u>BFVDOT</u>: Multi-vector BFloat16 floating-point vertical dot-product by indexed element.

<u>BMOPA</u>: Bitwise exclusive NOR population count outer product and accumulate.

**BMOPS**: Bitwise exclusive NOR population count outer product and subtract.

<u>FADD</u>: Floating-point add multi-vector to ZA array vector accumulators.

<u>FCLAMP</u>: Multi-vector floating-point clamp to minimum/maximum number.

<u>FCVT (narrowing)</u>: Multi-vector floating-point convert from single-precision to packed half-precision.

<u>FCVT (widening)</u>: Multi-vector floating-point convert from half-precision to single-precision (in-order).

<u>FCVTL</u>: Multi-vector floating-point convert from half-precision to deinterleaved single-precision.

<u>FCVTN</u>: Multi-vector floating-point convert from single-precision to interleaved half-precision.

<u>FCVTZS</u>: Multi-vector floating-point convert to signed integer, rounding toward zero.

<u>FCVTZU</u>: Multi-vector floating-point convert to unsigned integer, rounding toward zero.

<u>FDOT (multiple and indexed vector)</u>: Multi-vector half-precision floating-point dot-product by indexed element.

<u>FDOT (multiple and single vector)</u>: Multi-vector half-precision floating-point dot-product by vector.

<u>FDOT (multiple vectors)</u>: Multi-vector half-precision floating-point dot-product.

FMAX (multiple and single vector): Multi-vector floating-point maximum by vector.

FMAX (multiple vectors): Multi-vector floating-point maximum.

<u>FMAXNM (multiple and single vector)</u>: Multi-vector floating-point maximum number by vector.

<u>FMAXNM (multiple vectors)</u>: Multi-vector floating-point maximum number.

<u>FMIN (multiple and single vector)</u>: Multi-vector floating-point minimum by vector.

<u>FMIN (multiple vectors)</u>: Multi-vector floating-point minimum.

<u>FMINNM (multiple and single vector)</u>: Multi-vector floating-point minimum number by vector.

<u>FMINNM (multiple vectors)</u>: Multi-vector floating-point minimum number.

<u>FMLA (multiple and indexed vector)</u>: Multi-vector floating-point fused multiply-add by indexed element.

<u>FMLA (multiple and single vector)</u>: Multi-vector floating-point fused multiply-add by vector.

FMLA (multiple vectors): Multi-vector floating-point fused multiply-add.

<u>FMLAL (multiple and indexed vector)</u>: Multi-vector floating-point multiply-add long by indexed element.

<u>FMLAL (multiple and single vector)</u>: Multi-vector floating-point multiply-add long by vector.

<u>FMLAL (multiple vectors)</u>: Multi-vector floating-point multiply-add long.

FMLS (multiple and indexed vector): Multi-vector floating-point fused multiply-subtract by indexed element.

<u>FMLS (multiple and single vector)</u>: Multi-vector floating-point fused multiply-subtract by vector.

<u>FMLS (multiple vectors)</u>: Multi-vector floating-point fused multiply-subtract.

<u>FMLSL</u> (<u>multiple and indexed vector</u>): Multi-vector floating-point multiply-subtract long by indexed element.

<u>FMLSL</u> (<u>multiple and single vector</u>): Multi-vector floating-point multiply-subtract long by vector.

<u>FMLSL (multiple vectors)</u>: Multi-vector floating-point multiply-subtract long.

FMOPA (non-widening): Floating-point outer product and accumulate.

<u>FMOPA (widening)</u>: Half-precision floating-point sum of outer products and accumulate.

FMOPS (non-widening): Floating-point outer product and subtract.

<u>FMOPS (widening)</u>: Half-precision floating-point sum of outer products and subtract.

<u>FRINTA</u>: Multi-vector floating-point round to integral value, to nearest with ties away from zero.

<u>FRINTM</u>: Multi-vector floating-point round to integral value, toward minus Infinity.

<u>FRINTN</u>: Multi-vector floating-point round to integral value, to nearest with ties to even.

<u>FRINTP</u>: Multi-vector floating-point round to integral value, toward plus Infinity.

<u>FSUB</u>: Floating-point subtract multi-vector from ZA array vector accumulators.

<u>FVDOT</u>: Multi-vector half-precision floating-point vertical dot-product by indexed element.

<u>LD1B</u> (scalar plus immediate, strided registers): Contiguous load of bytes to multiple strided vectors (immediate index).

<u>LD1B</u> (scalar plus scalar, strided registers): Contiguous load of bytes to multiple strided vectors (scalar index).

<u>LD1B</u> (scalar plus scalar, tile slice): Contiguous load of bytes to 8-bit element ZA tile slice.

<u>LD1D</u> (scalar plus immediate, strided registers): Contiguous load of doublewords to multiple strided vectors (immediate index).

<u>LD1D</u> (scalar plus scalar, strided registers): Contiguous load of doublewords to multiple strided vectors (scalar index).

<u>LD1D</u> (scalar plus scalar, tile slice): Contiguous load of doublewords to 64-bit element ZA tile slice.

<u>LD1H (scalar plus immediate, strided registers)</u>: Contiguous load of halfwords to multiple strided vectors (immediate index).

<u>LD1H</u> (scalar plus scalar, strided registers): Contiguous load of halfwords to multiple strided vectors (scalar index).

<u>LD1H (scalar plus scalar, tile slice)</u>: Contiguous load of halfwords to 16-bit element ZA tile slice.

LD1Q: Contiguous load of quadwords to 128-bit element ZA tile slice.

<u>LD1W</u> (scalar plus immediate, strided registers): Contiguous load of words to multiple strided vectors (immediate index).

<u>LD1W</u> (scalar plus scalar, strided registers): Contiguous load of words to multiple strided vectors (scalar index).

<u>LD1W (scalar plus scalar, tile slice)</u>: Contiguous load of words to 32-bit element ZA tile slice.

<u>LDNT1B</u> (scalar plus immediate, strided registers): Contiguous load non-temporal of bytes to multiple strided vectors (immediate index).

<u>LDNT1B</u> (scalar plus scalar, strided registers): Contiguous load non-temporal of bytes to multiple strided vectors (scalar index).

<u>LDNT1D</u> (scalar plus immediate, strided registers): Contiguous load non-temporal of doublewords to multiple strided vectors (immediate index).

<u>LDNT1D</u> (scalar plus scalar, strided registers): Contiguous load non-temporal of doublewords to multiple strided vectors (scalar index).

<u>LDNT1H</u> (scalar plus immediate, strided registers): Contiguous load non-temporal of halfwords to multiple strided vectors (immediate index).

<u>LDNT1H</u> (scalar plus scalar, strided registers): Contiguous load non-temporal of halfwords to multiple strided vectors (scalar index).

<u>LDNT1W</u> (scalar plus immediate, strided registers): Contiguous load non-temporal of words to multiple strided vectors (immediate index).

<u>LDNT1W</u> (scalar plus scalar, strided registers): Contiguous load non-temporal of words to multiple strided vectors (scalar index).

LDR (vector): Load ZA array vector.

LDR (ZT0): Load ZT0 register.

<u>LUTI2</u> (four registers): Lookup table read with 2-bit indexes.

<u>LUTI2</u> (single): Lookup table read with 2-bit indexes.

<u>LUTI2</u> (two registers): Lookup table read with 2-bit indexes.

<u>LUTI4 (four registers)</u>: Lookup table read with 4-bit indexes.

<u>LUTI4 (single)</u>: Lookup table read with 4-bit indexes.

<u>LUTI4 (two registers)</u>: Lookup table read with 4-bit indexes.

<u>MOV (array to vector, four registers)</u>: Move four ZA single-vector groups to four vector registers: an alias of MOVA (array to vector, four registers).

MOV (array to vector, two registers): Move two ZA single-vector groups to two vector registers: an alias of MOVA (array to vector, two registers).

MOV (tile to vector, four registers): Move four ZA tile slices to four vector registers: an alias of MOVA (tile to vector, four registers).

MOV (tile to vector, single): Move ZA tile slice to vector register: an alias of MOVA (tile to vector, single).

MOV (tile to vector, two registers): Move two ZA tile slices to two vector registers: an alias of MOVA (tile to vector, two registers).

<u>MOV (vector to array, four registers)</u>: Move four vector registers to four ZA single-vector groups: an alias of MOVA (vector to array, four registers).

<u>MOV (vector to array, two registers)</u>: Move two vector registers to two ZA single-vector groups: an alias of MOVA (vector to array, two registers).

MOV (vector to tile, four registers): Move four vector registers to four ZA tile slices: an alias of MOVA (vector to tile, four registers).

MOV (vector to tile, single): Move vector register to ZA tile slice: an alias of MOVA (vector to tile, single).

MOV (vector to tile, two registers): Move two vector registers to two ZA tile slices: an alias of MOVA (vector to tile, two registers).

MOVA (array to vector, four registers): Move four ZA single-vector groups to four vector registers.

MOVA (array to vector, two registers): Move two ZA single-vector groups to two vector registers.

MOVA (tile to vector, four registers): Move four ZA tile slices to four vector registers.

MOVA (tile to vector, single): Move ZA tile slice to vector register.

MOVA (tile to vector, two registers): Move two ZA tile slices to two vector registers.

MOVA (vector to array, four registers): Move four vector registers to four ZA single-vector groups.

MOVA (vector to array, two registers): Move two vector registers to two ZA single-vector groups.

MOVA (vector to tile, four registers): Move four vector registers to four ZA tile slices.

MOVA (vector to tile, single): Move vector register to ZA tile slice.

MOVA (vector to tile, two registers): Move two vector registers to two ZA tile slices.

MOVAZ (array to vector, four registers): Move and zero four ZA single-vector groups to vector registers.

MOVAZ (array to vector, two registers): Move and zero two ZA single-vector groups to vector registers.

MOVAZ (tile to vector, four registers): Move and zero four ZA tile slices to vector registers.

MOVAZ (tile to vector, single): Move and zero ZA tile slice to vector register.

MOVAZ (tile to vector, two registers): Move and zero two ZA tile slices to vector registers.

MOVT (scalar to ZT0): Move 8 bytes from general-purpose register to ZT0.

MOVT (ZT0 to scalar): Move 8 bytes from ZT0 to general-purpose register.

<u>RDSVL</u>: Read multiple of Streaming SVE vector register size to scalar register.

<u>SCLAMP</u>: Multi-vector signed clamp to minimum/maximum vector.

**SCVTF**: Multi-vector signed integer convert to floating-point.

<u>SDOT (2-way, multiple and indexed vector)</u>: Multi-vector signed integer dot-product by indexed element.

<u>SDOT (2-way, multiple and single vector)</u>: Multi-vector signed integer dot-product by vector.

SDOT (2-way, multiple vectors): Multi-vector signed integer dot-product.

<u>SDOT (4-way, multiple and indexed vector)</u>: Multi-vector signed integer dot-product by indexed element.

<u>SDOT (4-way, multiple and single vector)</u>: Multi-vector signed integer dot-product by vector.

SDOT (4-way, multiple vectors): Multi-vector signed integer dot-product.

<u>SEL</u>: Multi-vector conditionally select elements from two vectors.

<u>SMAX (multiple and single vector)</u>: Multi-vector signed maximum by vector.

SMAX (multiple vectors): Multi-vector signed maximum.

<u>SMIN (multiple and single vector)</u>: Multi-vector signed minimum by vector.

SMIN (multiple vectors): Multi-vector signed minimum.

<u>SMLAL (multiple and indexed vector)</u>: Multi-vector signed integer multiply-add long by indexed element.

<u>SMLAL (multiple and single vector)</u>: Multi-vector signed integer multiply-add long by vector.

SMLAL (multiple vectors): Multi-vector signed integer multiply-add long.

<u>SMLALL (multiple and indexed vector)</u>: Multi-vector signed integer multiply-add long-long by indexed element.

<u>SMLALL (multiple and single vector)</u>: Multi-vector signed integer multiply-add long-long by vector.

<u>SMLALL (multiple vectors)</u>: Multi-vector signed integer multiply-add long-long.

<u>SMLSL</u> (<u>multiple and indexed vector</u>): Multi-vector signed integer multiply-subtract long by indexed element.

<u>SMLSL</u> (<u>multiple and single vector</u>): Multi-vector signed integer multiply-subtract long by vector.

<u>SMLSL (multiple vectors)</u>: Multi-vector signed integer multiply-subtract long.

<u>SMLSLL</u> (<u>multiple and indexed vector</u>): Multi-vector signed integer multiply-subtract long-long by indexed element.

<u>SMLSLL</u> (<u>multiple and single vector</u>): Multi-vector signed integer multiply-subtract long-long by vector.

<u>SMLSLL (multiple vectors)</u>: Multi-vector signed integer multiply-subtract long-long.

SMOPA (2-way): Signed integer sum of outer products and accumulate.

SMOPA (4-way): Signed integer sum of outer products and accumulate.

SMOPS (2-way): Signed integer sum of outer products and subtract.

SMOPS (4-way): Signed integer sum of outer products and subtract.

<u>SQCVT (four registers)</u>: Multi-vector signed saturating extract narrow.

SQCVT (two registers): Multi-vector signed saturating extract narrow.

<u>SQCVTN</u>: Multi-vector signed saturating extract narrow and interleave.

<u>SQCVTU (four registers)</u>: Multi-vector signed saturating unsigned extract narrow.

<u>SQCVTU (two registers)</u>: Multi-vector signed saturating unsigned extract narrow.

<u>SQCVTUN</u>: Multi-vector signed saturating unsigned extract narrow and interleave.

<u>SQDMULH (multiple and single vector)</u>: Multi-vector signed saturating doubling multiply high by vector.

<u>SQDMULH (multiple vectors)</u>: Multi-vector signed saturating doubling multiply high.

<u>SQRSHR</u> (four registers): Multi-vector signed saturating rounding shift right narrow by immediate.

<u>SQRSHR</u> (two registers): Multi-vector signed saturating rounding shift right narrow by immediate.

<u>SQRSHRN</u>: Multi-vector signed saturating rounding shift right narrow by immediate and interleave.

<u>SQRSHRU</u> (four registers): Multi-vector signed saturating rounding shift right unsigned narrow by immediate.

<u>SQRSHRU</u> (two registers): Multi-vector signed saturating rounding shift right unsigned narrow by immediate.

<u>SQRSHRUN</u>: Multi-vector signed saturating rounding shift right unsigned narrow by immediate and interleave.

<u>SRSHL</u> (multiple and single vector): Multi-vector signed rounding shift left by vector.

SRSHL (multiple vectors): Multi-vector signed rounding shift left.

<u>ST1B (scalar plus immediate, strided registers)</u>: Contiguous store of bytes from multiple strided vectors (immediate index).

<u>ST1B (scalar plus scalar, strided registers)</u>: Contiguous store of bytes from multiple strided vectors (scalar index).

<u>ST1B (scalar plus scalar, tile slice)</u>: Contiguous store of bytes from 8-bit element ZA tile slice.

<u>ST1D</u> (scalar plus immediate, strided registers): Contiguous store of doublewords from multiple strided vectors (immediate index).

<u>ST1D</u> (scalar plus scalar, strided registers): Contiguous store of doublewords from multiple strided vectors (scalar index).

<u>ST1D</u> (scalar plus scalar, tile slice): Contiguous store of doublewords from 64-bit element ZA tile slice.

<u>ST1H (scalar plus immediate, strided registers)</u>: Contiguous store of halfwords from multiple strided vectors (immediate index).

<u>ST1H (scalar plus scalar, strided registers)</u>: Contiguous store of halfwords from multiple strided vectors (scalar index).

<u>ST1H (scalar plus scalar, tile slice)</u>: Contiguous store of halfwords from 16-bit element ZA tile slice.

ST1Q: Contiguous store of quadwords from 128-bit element ZA tile slice.

<u>ST1W (scalar plus immediate, strided registers)</u>: Contiguous store of words from multiple strided vectors (immediate index).

<u>ST1W (scalar plus scalar, strided registers)</u>: Contiguous store of words from multiple strided vectors (scalar index).

<u>ST1W (scalar plus scalar, tile slice)</u>: Contiguous store of words from 32-bit element ZA tile slice.

<u>STNT1B</u> (scalar plus immediate, strided registers): Contiguous store non-temporal of bytes from multiple strided vectors (immediate index).

<u>STNT1B</u> (scalar plus scalar, strided registers): Contiguous store non-temporal of bytes from multiple strided vectors (scalar index).

<u>STNT1D</u> (<u>scalar plus immediate</u>, <u>strided registers</u>): Contiguous store non-temporal of doublewords from multiple strided vectors (immediate index).

<u>STNT1D</u> (scalar plus scalar, strided registers): Contiguous store non-temporal of doublewords from multiple strided vectors (scalar index).

<u>STNT1H</u> (scalar plus immediate, strided registers): Contiguous store non-temporal of halfwords from multiple strided vectors (immediate index).

<u>STNT1H</u> (scalar plus scalar, strided registers): Contiguous store non-temporal of halfwords from multiple strided vectors (scalar index).

<u>STNT1W</u> (scalar plus immediate, strided registers): Contiguous store non-temporal of words from multiple strided vectors (immediate index).

<u>STNT1W</u> (<u>scalar plus scalar, strided registers</u>): Contiguous store non-temporal of words from multiple strided vectors (scalar index).

STR (vector): Store ZA array vector.

STR (ZT0): Store ZT0 register.

<u>SUB (array accumulators)</u>: Subtract multi-vector from ZA array vector accumulators.

<u>SUB (array results, multiple and single vector)</u>: Subtract replicated single vector from multi-vector with ZA array vector results.

<u>SUB (array results, multiple vectors)</u>: Subtract multi-vector from multi-vector with ZA array vector results.

<u>SUDOT (multiple and indexed vector)</u>: Multi-vector signed by unsigned integer dot-product by indexed elements.

<u>SUDOT (multiple and single vector)</u>: Multi-vector signed by unsigned integer dot-product by vector.

<u>SUMLALL (multiple and indexed vector)</u>: Multi-vector signed by unsigned integer multiply-add long-long by indexed element.

<u>SUMLALL</u> (<u>multiple and single vector</u>): Multi-vector signed by unsigned integer multiply-add long-long by vector.

<u>SUMOPA</u>: Signed by unsigned integer sum of outer products and accumulate.

<u>SUMOPS</u>: Signed by unsigned integer sum of outer products and subtract.

**SUNPK**: Unpack and sign-extend multi-vector elements.

<u>SUVDOT</u>: Multi-vector signed by unsigned integer vertical dot-product by indexed element.

<u>SVDOT (2-way)</u>: Multi-vector signed integer vertical dot-product by indexed element.

<u>SVDOT (4-way)</u>: Multi-vector signed integer vertical dot-product by indexed element.

<u>UCLAMP</u>: Multi-vector unsigned clamp to minimum/maximum vector.

<u>UCVTF</u>: Multi-vector unsigned integer convert to floating-point.

<u>UDOT (2-way, multiple and indexed vector)</u>: Multi-vector unsigned integer dot-product by indexed element.

<u>UDOT (2-way, multiple and single vector)</u>: Multi-vector unsigned integer dot-product by vector.

<u>UDOT (2-way, multiple vectors)</u>: Multi-vector unsigned integer dot-product.

<u>UDOT (4-way, multiple and indexed vector)</u>: Multi-vector unsigned integer dot-product by indexed element.

<u>UDOT (4-way, multiple and single vector)</u>: Multi-vector unsigned integer dot-product by vector.

<u>UDOT (4-way, multiple vectors)</u>: Multi-vector unsigned integer dot-product.

<u>UMAX (multiple and single vector)</u>: Multi-vector unsigned maximum by vector.

<u>UMAX (multiple vectors)</u>: Multi-vector unsigned maximum.

<u>UMIN (multiple and single vector)</u>: Multi-vector unsigned minimum by vector.

<u>UMIN (multiple vectors)</u>: Multi-vector unsigned minimum.

<u>UMLAL (multiple and indexed vector)</u>: Multi-vector unsigned integer multiply-add long by indexed element.

<u>UMLAL (multiple and single vector)</u>: Multi-vector unsigned integer multiply-add long by vector.

<u>UMLAL (multiple vectors)</u>: Multi-vector unsigned integer multiply-add long.

<u>UMLALL (multiple and indexed vector)</u>: Multi-vector unsigned integer multiply-add long-long by indexed element.

<u>UMLALL (multiple and single vector)</u>: Multi-vector unsigned integer multiply-add long-long by vector.

<u>UMLALL (multiple vectors)</u>: Multi-vector unsigned integer multiply-add long-long.

<u>UMLSL</u> (<u>multiple and indexed vector</u>): Multi-vector unsigned integer multiply-subtract long by indexed element.

<u>UMLSL</u> (<u>multiple and single vector</u>): Multi-vector unsigned integer multiply-subtract long by vector.

<u>UMLSL (multiple vectors)</u>: Multi-vector unsigned integer multiply-subtract long.

<u>UMLSLL (multiple and indexed vector)</u>: Multi-vector unsigned integer multiply-subtract long-long by indexed element.

<u>UMLSLL (multiple and single vector)</u>: Multi-vector unsigned integer multiply-subtract long-long by vector.

<u>UMLSLL</u> (<u>multiple vectors</u>): Multi-vector unsigned integer multiply-subtract long-long.

<u>UMOPA (2-way)</u>: Unsigned integer sum of outer products and accumulate.

<u>UMOPA (4-way)</u>: Unsigned integer sum of outer products and accumulate.

<u>UMOPS (2-way)</u>: Unsigned integer sum of outer products and subtract.

<u>UMOPS (4-way)</u>: Unsigned integer sum of outer products and subtract.

<u>UQCVT</u> (<u>four registers</u>): Multi-vector unsigned saturating extract narrow.

<u>UQCVT</u> (two registers): Multi-vector unsigned saturating extract narrow.

<u>UQCVTN</u>: Multi-vector unsigned saturating extract narrow and interleave.

<u>UQRSHR</u> (<u>four registers</u>): Multi-vector unsigned saturating rounding shift right narrow by immediate.

<u>UQRSHR</u> (two registers): Multi-vector unsigned saturating rounding shift right narrow by immediate.

<u>UQRSHRN</u>: Multi-vector unsigned saturating rounding shift right narrow by immediate and interleave.

<u>URSHL</u> (<u>multiple and single vector</u>): Multi-vector unsigned rounding shift left by vector.

URSHL (multiple vectors): Multi-vector unsigned rounding shift left.

<u>USDOT (multiple and indexed vector)</u>: Multi-vector unsigned by signed integer dot-product by indexed element.

<u>USDOT (multiple and single vector)</u>: Multi-vector unsigned by signed integer dot-product by vector.

<u>USDOT (multiple vectors)</u>: Multi-vector unsigned by signed integer dot-product.

<u>USMLALL</u> (<u>multiple and indexed vector</u>): Multi-vector unsigned by signed integer multiply-add long-long by indexed element.

<u>USMLALL</u> (<u>multiple and single vector</u>): Multi-vector unsigned by signed integer multiply-add long-long by vector.

<u>USMLALL</u> (<u>multiple vectors</u>): Multi-vector unsigned by signed integer multiply-add long-long.

<u>USMOPA</u>: Unsigned by signed integer sum of outer products and accumulate.

<u>USMOPS</u>: Unsigned by signed integer sum of outer products and subtract.

<u>USVDOT</u>: Multi-vector unsigned by signed integer vertical dot-product by indexed element.

**<u>UUNPK</u>**: Unpack and zero-extend multi-vector elements.

<u>UVDOT (2-way)</u>: Multi-vector unsigned integer vertical dot-product by indexed element.

<u>UVDOT (4-way)</u>: Multi-vector unsigned integer vertical dot-product by indexed element.

UZP (four registers): Concatenate elements from four vectors.

<u>UZP (two registers)</u>: Concatenate elements from two vectors.

ZERO (double-vector): Zero ZA double-vector groups.

ZERO (quad-vector): Zero ZA quad-vector groups.

ZERO (single-vector): Zero ZA single-vector groups.

ZERO (tile): Zero a list of 64-bit element ZA tiles.

ZERO (ZT0): Zero ZT0.

ZIP (four registers): Interleave elements from four vectors.

ZIP (two registers): Interleave elements from two vectors.

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> Instructions Instructions Instructions Encoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu