# DISR\_EL1, Deferred Interrupt Status Register

The DISR EL1 characteristics are:

# **Purpose**

Records that an SError interrupt has been consumed by an ESB instruction.

# **Configuration**

AArch64 System register DISR\_EL1 bits [31:0] are architecturally mapped to AArch32 System register DISR[31:0].

This register is present only when FEAT\_RAS is implemented. Otherwise, direct accesses to DISR EL1 are undefined.

## **Attributes**

DISR EL1 is a 64-bit register.

# Field descriptions

# When $DISR_{EL1.IDS} == 0$ :

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

	RES0							
Α	RES0	IDS	RES0	AET	EA	RES0	DFSC	
21	20 20 29 27 26 25	2/	22 22 21 20 10 19 17 16 15 14 12	12 11 10	<u> </u>	9 7 6	5 / 3 2 1 0	

#### Bits [63:32]

Reserved, res0.

### A, bit [31]

Set to 1 when an ESB instruction defers an asynchronous SError interrupt. If the implementation does not include any sources of SError interrupt that can be synchronized by an Error Synchronization Barrier, then this bit is res0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

### Bits [30:25]

Reserved, res0.

## IDS, bit [24]

Indicates the deferred SError interrupt type.

IDS	Meaning
0b0	Deferred error uses
	architecturally-defined format.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

## Bits [23:13]

Reserved, res0.

## **AET, bits [12:10]**

Asynchronous Error Type. See the description of ESR\_ELx.AET for an SError interrupt.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

### **EA**, bit [9]

External abort Type. See the description of ESR\_ELx.EA for an SError interrupt.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

## Bits [8:6]

Reserved, res0.

### **DFSC, bits [5:0]**

Fault Status Code. See the description of ESR\_ELx.DFSC for an SError interrupt.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

# When $DISR_EL1.IDS == 1$ :

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

05 02 01 00	, , , , , , , , , , , , , , , , , , , ,	50	33 34 33 32 31 30 43 40 47 40 43 44 43 42 41 40 33 30 37 30 33 34 33 32					
RES0								
A RE	S0	IDS	ISS					
31 30 29 28	27 26 25	24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					

#### Bits [63:32]

Reserved, res0.

## A, bit [31]

Set to 1 when an ESB instruction defers an asynchronous SError interrupt. If the implementation does not include any sources of SError interrupt that can be synchronized by an Error Synchronization Barrier, then this bit is res0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Bits [30:25]

Reserved, res0.

#### IDS, bit [24]

Indicates the deferred SError interrupt type.

IDS	Meaning
0b1	Deferred error uses
	implementation defined format.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

### ISS, bits [23:0]

implementation defined syndrome. See the description of ESR\_ELx[23:0] for an SError interrupt.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

# Accessing DISR\_EL1

An indirect write to DISR\_EL1 made by an ESB instruction does not require an explicit synchronization operation for the value that is written to be observed by a direct read of DISR\_EL1 occurring in program order after the ESB instruction.

DISR\_EL1 is RAZ/WI if EL3 is implemented, the PE is in Non-debug state, <u>SCR EL3</u>.EA == 1, and any of the following apply:

- At EL2.
- At EL1 and ((<u>SCR\_EL3</u>.NS == 0 && <u>SCR\_EL3</u>.EEL2 == 0) || HCR\_EL2.AMO == 0).

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, DISR\_EL1

op0	op1	CRn	CRm	op2	
0b11	0b000	0b1100	0b0001	0b001	

```
if PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.AMO == '1' then
        X[t, 64] = VDISR\_EL2;
    elsif HaveEL(EL3) && !Halted() && SCR_EL3.EA ==
'1' then
        X[t, 64] = Zeros(64);
    else
        X[t, 64] = DISR\_EL1;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) && !Halted() && SCR_EL3.EA == '1'
then
        X[t, 64] = Zeros(64);
    else
        X[t, 64] = DISR\_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = DISR\_EL1;
```

# MSR DISR EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b0001	0b001

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.AMO == '1' then
    VDISR_EL2 = X[t, 64];
elsif HaveEL(EL3) && !Halted() && SCR_EL3.EA ==
'1' then
        return;
    else
        DISR_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) && !Halted() && SCR_EL3.EA == '1'
then
        return;
    else
        DISR_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    DISR_EL1 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.