<u>Base</u> <u>Instructions</u>	SIMD&FP Instructions	SVE Instructions	SME Instructions	Index by Encoding
BFCLAMP				
BFloat16 floa	ating-point clamp	o to minimum/ma	aximum number	
BFloat16 minimus vector and the B second source vector end source vectorresponding electrons of the Regardless of the second sec	am value in the c Float16 maximus ector and destruct lements of the de	corresponding elom value in the concitively place the estination vector. AH, the behavior	r is as follows for	t source ment of the in the
 If one values ar When FP values ar When FP 	eric value. CR.DN is 0, if eit e NaNs, the resu	nd the other is a signification that the control of	quiet NaN, the regarding NaN or its J. gnaling NaN or its	f both
This instruction:		on-widening BF	loat16 numerical	behaviors.

This instruction is unpredicated.

ID_AA64ZFR0_EL1.B16B16 indicates whether this instruction is implemented.

SVE₂ (FEAT_SVE_B16B16)

```
3130292827262524
                23
                       22
                           212019181716151413121110 9 8 7 6 5 4 3 2 1 0
| 0 1 1 0 0 1 0 0 | 0 | 1 | Zm | 0 0 1 0 0 1 | Zn |
              size<1>size<0>
```

```
BFCLAMP \langle Zd \rangle.H, \langle Zn \rangle.H, \langle Zm \rangle.H
```

```
if (!HaveSVE2() && !HaveSME2()) | !IsFeatureImplemented(FEAT_SVE_B16B1
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Zd);
```

Assembler Symbols

<zd></zd>	Is the name of the destination scalable vector register, encoded in the "Zd" field.	
<zn></zn>	Is the name of the first source scalable vector register, encoded in the "Zn" field.	
<zm></zm>	Is the name of the second source scalable vector register, encoded in the "Zm" field.	

Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV 16;
bits(VL) result;
bits(VL) operand1 = Z[n, VL];
bits(VL) operand2 = Z[m, VL];
bits(VL) operand3 = Z[d, VL];

for e = 0 to elements-1
    bits(16) element1 = Elem[operand1, e, 16];
    bits(16) element2 = Elem[operand2, e, 16];
    bits(16) element3 = Elem[operand3, e, 16];
    Elem[result, e, 16] = BFMinNum(BFMaxNum(element1, element3, FPCR[])
Z[d, VL] = result;
```

Operational information

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is unpredictable:

- The MOVPRFX instruction must be unpredicated.
- The MOVPRFX instruction must specify the same destination register as this instruction.
- The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu