Sh

Pseu

SQDMLAL, SQDMLAL2 (by element)

Signed saturating Doubling Multiply-Add Long (by element). This instruction multiplies each vector element in the lower or upper half of the first source SIMD&FP register by the specified vector element of the second source SIMD&FP register, doubles the results, and accumulates the final results with the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR*.OC is set.

The SODMLAL instruction extracts vector elements from the lower half of the first source register. The SODMLAL2 instruction extracts vector elements from the upper half of the first source register.

Depending on the settings in the CPACR EL1, CPTR EL2, and CPTR EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: Scalar and Vector

Scalar

31 30 29 28 27 26 25 24 23 2	22 21 20 19 18 17 16	15 14 13 12 11 10	9 8 7 6 5	4 3 2 1 0
0 1 0 1 1 1 1 1 siz	e L M Rm	0011H0	Rn	Rd
		02		

SQDMLAL <Va><d>, <Vb><n>, <Vm>.<Ts>[<index>]

```
constant integer idxdsize = 64 << UInt (H);
integer index;
bit Rmhi;
case size of
    when '01' index = UInt(H:L:M); Rmhi = '0';
    when '10' index = UInt(H:L); Rmhi = M;
    otherwise UNDEFINED;
integer d = <u>UInt</u>(Rd);
integer n = UInt(Rn);
integer m = UInt(Rmhi:Rm);
constant integer esize = 8 << UInt(size);</pre>
constant integer datasize = esize;
integer elements = 1;
integer part = 0;
boolean sub_op = (o2 == '1');
```

Vector

											19 18 17 16							-	8	7	6	5	4	3	2	1	0
0	Q	0	0	1	1	1	1	size	L	М	Rm	0	0	1	1	Н	0			Rn					Rd		

SQDMLAL{2} <Vd>.<Ta>, <Vn>.<Tb>, <Vm>.<Ts>[<index>]

```
constant integer idxdsize = 64 << <u>UInt</u>(H);
integer index;
bit Rmhi;
case size of
   when '01' index = <u>UInt</u>(H:L:M); Rmhi = '0';
   when '10' index = <u>UInt</u>(H:L); Rmhi = M;
   otherwise UNDEFINED;

integer d = <u>UInt</u>(Rd);
integer n = <u>UInt</u>(Rn);
integer m = <u>UInt</u>(Rmhi:Rm);

constant integer esize = 8 << <u>UInt</u>(size);
constant integer datasize = 64;
integer part = <u>UInt</u>(Q);
integer elements = datasize DIV esize;

boolean sub_op = (o2 == '1');
```

Assembler Symbols

2

Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd>

Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta>

Is an arrangement specifier, encoded in "size":

size	<ta></ta>
0.0	RESERVED
01	4S
10	2D
11	RESERVED

<Vn>

Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb>

Is an arrangement specifier, encoded in "size:Q":

size	Q	<tb></tb>
00	Х	RESERVED
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	X	RESERVED

<Va>

Is the destination width specifier, encoded in "size":

size	<va></va>
0.0	RESERVED
01	S
10	D
11	RESERVED

<d>

Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vb>

Is the source width specifier, encoded in "size":

size	<vb></vb>
0.0	RESERVED
01	Н
10	S
11	RESERVED

<n>

Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm>

Is the name of the second SIMD&FP source register, encoded in "size:M:Rm":

size	<vm></vm>
0.0	RESERVED
01	0:Rm
10	M:Rm
11	RESERVED

Restricted to V0-V15 when element size <Ts> is H.

<Ts>

Is an element size specifier, encoded in "size":

size	<ts></ts>
00	RESERVED
01	Н
10	S
11	RESERVED

<index>

Is the element index, encoded in "size:L:H:M":

size	<index></index>
0.0	RESERVED
01	H:L:M
10	H:L
11	RESERVED

Operation

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part, datasize];
bits(idxdsize) operand2 = V[m, idxdsize];
bits (2*datasize) operand 3 = V[d, 2*datasize];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) product;
integer accum;
boolean sat1;
boolean sat2;
element2 = SInt(Elem[operand2, index, esize]);
for e = 0 to elements-1
    element1 = SInt(Elem[operand1, e, esize]);
    (product, sat1) = <u>SignedSatQ</u>(2 * element1 * element2, 2 * esize);
    if sub_op then
         accum = <u>SInt(Elem[operand3, e, 2*esize]) - <u>SInt(product);</u></u>
         accum = <u>SInt(Elem[operand3, e, 2*esize]) + <u>SInt(product);</u></u>
    (<u>Elem</u>[result, e, 2*esize], sat2) = <u>SignedSatQ</u>(accum, 2 * esize); if sat1 | sat2 then FPSR.QC = '1';
V[d, 2*datasize] = result;
```

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel; Build timestamp: 2023-09-18T17:56

Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.