AMCNTENSET1, Activity Monitors Count Enable Set Register 1

The AMCNTENSET1 characteristics are:

Purpose

Enable control bits for the auxiliary activity monitors event counters, AMEVCNTR1<n>.

Configuration

External register AMCNTENSET1 bits [31:0] are architecturally mapped to AArch64 System register <u>AMCNTENSET1 EL0[31:0]</u>.

External register AMCNTENSET1 bits [31:0] are architecturally mapped to AArch32 System register AMCNTENSET1[31:0].

It is implementation defined whether AMCNTENSET1 is implemented in the Core power domain or in the Debug power domain.

This register is present only when FEAT_AMUv1 is implemented. Otherwise, direct accesses to AMCNTENSET1 are res0.

Attributes

AMCNTENSET1 is a 32-bit register.

Field descriptions

31302928272625242322212019181716 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESO P15P14P13P12P11P10P9P8P7P6P5P4P3P2P1P0

Bits [31:16]

Reserved, res0.

P < n >, bit [n], for n = 15 to 0

Activity monitor event counter enable bit for <u>AMEVCNTR1<n></u>.

When N is less than 16, bits [15:N] are RAZ, where N is the value in AMCGCR.CG1NC.

Possible values of each bit are:

P <n></n>	Meaning
0b0	When read, means that
	$\underline{AMEVCNTR1 < n >}$ is disabled.
0b1	When read, means that
	$\underline{AMEVCNTR1 < n >}$ is enabled.

The reset behavior of this field is:

• On an AMU reset, this field resets to 0.

Accessing AMCNTENSET1

If the number of auxiliary activity monitor event counters implemented is zero, reads of AMCNTENSET1 are RAZ. Software must treat reserved accesses as res0. See 'Access requirements for reserved and unallocated registers'.

Note

The number of auxiliary activity monitor counters implemented is zero exactly when <u>AMCFGR.NCG</u> == 0b0000.

AMCNTENSET1 can be accessed through the memory-mapped interfaces:

Component	Offset	Instance	
AMU	0xC04	AMCNTENSET1	

Accesses on this interface are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.