

## MSMON\_CSU\_OFSR, MPAM CSU Monitor Overflow Status Register

The MSMON\_CSU\_OFSR characteristics are:

### Purpose

MSMON\_CSU\_OFSR is a 32-bit read-only register that shows bitmap of CSU monitor instance overflow status for a contiguous group of 32 monitor instances.

MSMON\_CSU\_OFSR\_s gives a bitmap of pending CSU overflow status for 32 Secure CSU monitor instances. MSMON\_CSU\_OFSR\_ns gives a bitmap of pending CSU overflow status for 32 Non-secure CSU monitor instances. MSMON\_CSU\_OFSR\_rt gives a bitmap of pending CSU overflow status for 32 Root CSU monitor instances.

MSMON\_CSU\_OFSR\_rl gives a bitmap of pending CSU overflow status for 32 Realm CSU monitor instances.

### Configuration

This register is present only when FEAT\_MPAM is implemented, MPAMF\_IDR.HAS\_MSMON == 1, MPAMF\_MSMON\_IDR.MSMON\_CSU == 1 and MPAMF\_CSUMON\_IDR.HAS\_OFSR == 1. Otherwise, direct accesses to MSMON\_CSU\_OFSR are res0.

The power and reset domain of each MSC component is specific to that component.

### Attributes

MSMON\_CSU\_OFSR is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22
<a href="#">OFPND31</a>	<a href="#">OFPND30</a>	<a href="#">OFPND29</a>	<a href="#">OFPND28</a>	<a href="#">OFPND27</a>	<a href="#">OFPND26</a>	<a href="#">OFPND25</a>	<a href="#">OFPND24</a>	<a href="#">OFPND23</a>	<a href="#">OFPND22</a>

**OFPND<i>, bit [i], for i = 31 to 0**

Overflow status bitmap for CSU monitor instances. The RIS and the contiguous range of CSU monitor instances are set in [MSMON\\_CFG\\_MON\\_SEL](#). i of 0 corresponds to the CSU monitor instance [MSMON\\_CFG\\_MON\\_SEL.MON\\_SEL](#) & 0xFFE0.

OFPND<i>	Meaning
0b0	CSU monitor instance ( <a href="#">MSMON_CFG_MON_SEL</a> .MON_SEL & 0xFFE0 + i) does not have a pending overflow.
0b1	CSU monitor instance ( <a href="#">MSMON_CFG_MON_SEL</a> .MON_SEL & 0xFFE0 + i) has a pending overflow.

After reading [MSMON\\_OFLOW\\_SR](#) to determine that a CSU monitor instance has a pending overflow and which RIS values have pending overflows, an interrupt service routine could poll groups of 32 monitor instances in a RIS for pending monitors by reading this bitmap and incrementing [MSMON\\_CFG\\_MON\\_SEL](#).MON\_SEL by 32.

## Accessing MSMON\_CSU\_OFSR

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MSMON\_CSU\_OFSR\_s must only be accessible from the Secure MPAM feature page.
- MSMON\_CSU\_OFSR\_ns must only be accessible from the Non-secure MPAM feature page.
- MSMON\_CSU\_OFSR\_rt must only be accessible from the Root MPAM feature page.
- MSMON\_CSU\_OFSR\_rl must only be accessible from the Realm MPAM feature page.

MSMON\_CSU\_OFSR\_s, MSMON\_CSU\_OFSR\_ns, MSMON\_CSU\_OFSR\_rt, and MSMON\_CSU\_OFSR\_rl must be separate registers:

- The Secure instance (MSMON\_CSU\_OFSR\_s) accesses the CSU monitor overflow status bitmap used for Secure PARTIDs.
- The Non-secure instance (MSMON\_CSU\_OFSR\_ns) accesses the CSU monitor overflow status bitmap used for Non-secure PARTIDs.
- The Root instance (MSMON\_CSU\_OFSR\_rt) accesses the CSU monitor overflow status bitmap used for Root PARTIDs.
- The Realm instance (MSMON\_CSU\_OFSR\_rl) accesses the CSU monitor overflow status bitmap used for Realm PARTIDs.

**MSMON\_CSU\_OFSR can be accessed through the memory-mapped interfaces:**

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x0858	MSMON_CSU_OFSR_s

Accesses on this interface are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x0858	MSMON_CSU_OFSR_ns

Accesses on this interface are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x0858	MSMON_CSU_OFSR_rt

When FEAT\_RME is implemented, accesses on this interface are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x0858	MSMON_CSU_OFSR_rl

When FEAT\_RME is implemented, accesses on this interface are **RO**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.