| <u>Base</u>         | SIMD&FP             | <u>SVE</u>          | <u>SME</u>          | Index by        |
|---------------------|---------------------|---------------------|---------------------|-----------------|
| <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <b>Encoding</b> |

Pseu

## **SMAX** (multiple vectors)

Multi-vector signed maximum

Determine the signed maximum of elements of the two or four second source vectors and the corresponding elements of the two or four first source vectors and destructively place the results in the corresponding elements of the two or four first source vectors.

This instruction is unpredicated.

It has encodings from 2 classes: Two registers and Four registers

# Two registers (FEAT SME2)

```
if !HaveSME2() then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer dn = UInt(Zdn:'0');
integer m = UInt(Zm:'0');
constant integer nreg = 2;
boolean unsigned = FALSE;</pre>
```

# Four registers (FEAT\_SME2)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 1 0 0 0 0 0 1 size 1 Zm 0 0 1 0 1 1 1 0 0 0 0 0 0 0 Zdn 0 0
```

```
SMAX { <Zdn1>.<T>-<Zdn4>.<T> }, { <Zdn1>.<T>-<Zdn4>.<T> }, { <Zm1>.<
```

 $SMAX \{ \langle Zdn1 \rangle, \langle T \rangle - \langle Zdn2 \rangle, \langle T \rangle \}, \{ \langle Zdn1 \rangle, \langle T \rangle - \langle Zdn2 \rangle, \langle T \rangle \}, \{ \langle Zm1 \rangle, \langle T \rangle \}$ 

```
if !HaveSME2() then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer dn = UInt(Zdn:'00');
integer m = UInt(Zm:'00');
constant integer nreg = 4;
boolean unsigned = FALSE;</pre>
```

#### **Assembler Symbols**

<Zdn1> For the two registers variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zdn" times 2.

For the four registers variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zdn" times 4.

<T>

Is the size specifier, encoded in "size":

| size | <t></t> |
|------|---------|
| 00   | В       |
| 01   | Н       |
| 10   | S       |
| 11   | D       |

<Zdn4>Is the name of the fourth scalable vector register of a multivector sequence, encoded as "Zdn" times 4 plus 3.

<Zdn2>Is the name of the second scalable vector register of a multi-vector sequence, encoded as "Zdn" times 2 plus 1.

< 7.m1 >For the two registers variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zm" times 2.

> For the four registers variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zm" times 4.

< 7 m4 >Is the name of the fourth scalable vector register of a multivector sequence, encoded as "Zm" times 4 plus 3.

> Is the name of the second scalable vector register of a multi-vector sequence, encoded as "Zm" times 2 plus 1.

#### **Operation**

<Zm2>

```
CheckStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer elements = VL DIV esize;
array [0..3] of bits(VL) results;
for r = 0 to nreg-1
    bits(VL) operand1 = \underline{Z}[dn+r, VL];
    bits(VL) operand2 = \mathbb{Z}[m+r, VL];
    for e = 0 to elements-1
        integer element1 = Int(Elem[operand1, e, esize], unsigned);
        integer element2 = Int(Elem[operand2, e, esize], unsigned);
        integer res = Max (element1, element2);
        Elem[results[r], e, esize] = res<esize-1:0>;
for r = 0 to nreg-1
   \underline{Z}[dn+r, VL] = results[r];
```

### **Operational information**

#### If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu