AArch64 Instructions Index by Encoding External Registers

# GICV\_AEOIR, Virtual Machine Aliased End Of Interrupt Register

The GICV AEOIR characteristics are:

## **Purpose**

A write to this register performs a priority drop for the specified Group 1 virtual interrupt and, if  $\underline{\text{GICV\_CTLR}}$ .EOImode == 0, also deactivates the interrupt.

# **Configuration**

This register is present only when FEAT\_GICv3\_LEGACY is implemented and EL2 is implemented. Otherwise, direct accesses to GICV\_AEOIR are res0.

This register is available when the GIC implementation supports interrupt virtualization.

## **Attributes**

GICV\_AEOIR is a 32-bit register.

# Field descriptions

31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RES0	INTID

#### Bits [31:25]

Reserved, res0.

## **INTID, bits [24:0]**

The INTID of the signaled interrupt.

#### **Note**

INTIDs 1020-1023 are reserved and convey additional information such as spurious interrupts.

When affinity routing is not enabled:

- Bits [23:13] are res0.
- For SGIs, bits [12:10] identify the CPU interface corresponding to the source PE. For all other interrupts these bits are res0.

A successful EOI request means that:

- The highest priority bit in <u>GICH\_APR<n></u> is cleared, causing the running priority to drop.
- If the appropriate <a href="GICV\_CTLR">GICV\_CTLR</a>. EOImode bit == 0, the interrupt is deactivated in the corresponding List register. If the INTID corresponds to a hardware interrupt, the interrupt is also deactivated in the Distributor.

### Note

Only Group 1 interrupts can target the hypervisor, and therefore only Group 1 interrupts are deactivated in the Distributor.

A write to this register is unpredictable if the INTID corresponds to a Group 0 interrupt. In addition, the following GICv2 unpredictable cases require specific actions:

- If highest active priority is Group 0 and the identified interrupt is in the List Registers and it matches the highest active priority. When EL2 is using System registers and <a href="ICH\_VTR\_EL2">ICH\_VTR\_EL2</a>. SEIS is 1, an implementation defined SEI might be generated, otherwise GICv3 implementations must ignore such writes.
- If the identified interrupt is in the List Registers, and the HW bit is 1, and the interrupt to be deactivated is an SGI (that is, the value of Physical\_ID is between 0 and 15). GICv3 implementations must perform the deactivate operation. This means that a GICv3 implementation in legacy operation must ensure only a single SGI is active for a PE.
- If the identified interrupt is in the List Registers, and the HW bit is 1, and the corresponding pINTID field value is between 1020 and 1023, indicating a special purpose INTID. GICv3 implementations must not perform a deactivate operation but must still change the state of the List register as appropriate. When EL2 is using System registers and <a href="ICH\_VTR\_EL2">ICH\_VTR\_EL2</a>. SEIS is 1, an implementation might generate a system error.

# **Accessing GICV\_AEOIR**

This register is used only when System register access is not enabled. When System register access is enabled:

• For AArch32 implementations, <u>ICC\_EOIR1</u> provides equivalent functionality.

• For AArch64 implementations, <a href="ICC\_EOIR1\_EL1">ICC\_EOIR1\_EL1</a> provides equivalent functionality.

This register is used for Group 1 interrupts only. <u>GICV\_EOIR</u> provides equivalent functionality for Group 0 interrupts.

When affinity routing is enabled, it is a programming error to use memory-mapped registers to access the GIC.

## **GICV AEOIR** can be accessed through the memory-mapped interfaces:

Component	Offset	Instance	
GIC Virtual CPU interface	0x0024	GICV_AEOIR	

This interface is accessible as follows:

- When GICD CTLR.DS == 0, accesses to this register are **WO**.
- When an access is Secure, accesses to this register are **WO**.
- When an access is Non-secure, accesses to this register are **WO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.