GCR_EL1, Tag Control Register.

The GCR EL1 characteristics are:

Purpose

Tag Control Register.

Configuration

This register is present only when FEAT_MTE2 is implemented. Otherwise, direct accesses to GCR EL1 are undefined.

Attributes

GCR EL1 is a 64-bit register.

Field descriptions

Bits [63:17]

Reserved, res0.

RRND, bit [16]

Controls generation of tag values by the IRG instruction.

| RRND | Meaning | | | | |
|------|----------------------------------|--|--|--|--|
| 0b0 | IRG generates a tag value as | | | | |
| | defined by RandomTag(). | | | | |
| 0b1 | IRG generates an | | | | |
| | implementation-specific tag | | | | |
| | value with a distribution of tag | | | | |
| | values no worse than generated | | | | |
| | with $GCR_EL1.RRND == 0$. | | | | |

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Exclude, bits [15:0]

Allocation Tag values excluded from selection by ChooseNonExcludedTag().

If all bits of GCR_EL1.Exclude are 1, then the Allocation Tag value 0 will be used.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing GCR EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, GCR EL1

| op0 | op1 | CRn | CRm | op2 |
|------|-------|--------|--------|-------|
| 0b11 | 0b000 | 0b0001 | 0b0000 | 0b110 |

```
if PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.ATA == '0' then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.ATA == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && SCR EL3.ATA == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED:
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = GCR\_EL1;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && SCR EL3.ATA == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR EL3.ATA == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = GCR\_EL1;
elsif PSTATE.EL == EL3 then
```

MSR GCR EL1, <Xt>

| op0 | op1 | CRn | CRm | op2 |
|------|-------|--------|--------|-------|
| 0b11 | 0b000 | 0b0001 | 0b0000 | 0b110 |

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.ATA == '0' then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.ATA == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && SCR_EL3.ATA == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        GCR\_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.ATA == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR_EL3.ATA == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        GCR\_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    GCR\_EL1 = X[t, 64];
```

AArch32 Registers AArch64 Registers

AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.