<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Sh Pseu

## MSR (immediate)

Move immediate value to Special Register moves an immediate value to selected bits of the PSTATE. For more information, see *Process state*, *PSTATE*.

The bits that can be written by this instruction are:

- PSTATE.D, PSTATE.A, PSTATE.I, PSTATE.F, and PSTATE.SP.
- If *FEAT SSBS* is implemented, PSTATE.SSBS.
- If *FEAT PAN* is implemented, PSTATE.PAN.
- If *FEAT UAO* is implemented, PSTATE.UAO.
- If *FEAT DIT* is implemented, PSTATE.DIT.
- If *FEAT MTE* is implemented, PSTATE.TCO.
- If *FEAT NMI* is implemented, PSTATE.ALLINT.
- If *FEAT SME* is implemented, PSTATE.SM and PSTATE.ZA.
- If FEAT EBEP is implemented, PSTATE.PM.

# MSR <pstatefield>, #<imm>

```
if op1 == '000' && op2 == '000' then SEE "CFINV";
if op1 == '000' && op2 == '001' then SEE "XAFLAG";
if op1 == '000' && op2 == '010' then SEE "AXFLAG";
<u>AArch64.CheckSystemAccess</u>('00', op1, '0100', CRm, op2, '11111', '0');
bits(2) min_EL;
boolean need_secure = FALSE;
case op1 of
    when '00x'
        min EL = EL1;
    when '010'
       min_EL = EL1;
    when '011'
       min_EL = EL0;
    when '100'
       min_EL = EL2;
    when '101'
        if !IsFeatureImplemented(FEAT_VHE) then
            UNDEFINED;
        min EL = EL2;
    when '110'
        min_EL = EL3;
    when '111'
        min_EL = EL1;
        need_secure = TRUE;
if (UInt(PSTATE.EL) < UInt(min_EL) | (need_secure && CurrentSecuritySt
    UNDEFINED;
```

```
PSTATEField field;
case op1:op2 of
    when '000 011'
        if !IsFeatureImplemented(FEAT UAO) then UNDEFINED;
        field = PSTATEField_UAO;
    when '000 100'
        if !IsFeatureImplemented(FEAT_PAN) then UNDEFINED;
        field = PSTATEField_PAN;
    when '000 101' field = PSTATEField SP;
    when '001 000'
        case CRm of
            when '000x'
                if !IsFeatureImplemented(FEAT NMI) then UNDEFINED;
                field = PSTATEField_ALLINT;
            when '001x'
                if !IsFeatureImplemented(FEAT EBEP) then UNDEFINED;
                field = PSTATEField_PM;
            otherwise
                UNDEFINED;
    when '011 010'
        if !IsFeatureImplemented(FEAT_DIT) then UNDEFINED;
        field = PSTATEField DIT;
    when '011 011'
        case CRm of
            when '001x'
                if !IsFeatureImplemented(FEAT_SME) then UNDEFINED;
                field = PSTATEField SVCRSM;
            when '010x'
                if !IsFeatureImplemented(FEAT SME) then UNDEFINED;
                field = PSTATEField_SVCRZA;
            when '011x'
                if !IsFeatureImplemented(FEAT_SME) then UNDEFINED;
                field = PSTATEField_SVCRSMZA;
            otherwise
                UNDEFINED;
    when '011 100'
        if !IsFeatureImplemented(FEAT MTE) then UNDEFINED;
        field = PSTATEField TCO;
    when '011 110' field = PSTATEField DAIFSet;
    when '011 111' field = PSTATEField DAIFClr;
    when '011 001'
        if !IsFeatureImplemented(FEAT_SSBS) then UNDEFINED;
        field = PSTATEField SSBS;
    otherwise UNDEFINED;
```

### **Assembler Symbols**

<pstatefield>

Is a PSTATE field name. For the MSR instruction, this is encoded in "op1:op2:CRm":

op1	op2	CRm	<pstatefield></pstatefield>	Architectural Feature
000	00x	XXXX	SEE PSTATE	_
000	010	XXXX	SEE PSTATE	_
000	011	XXXX	UAO	FEAT_UAO
000	100	XXXX	PAN	FEAT_PAN
000	101	XXXX	SPSel	_
000	11x	XXXX	RESERVED	_
001	000	000x	ALLINT	FEAT_NMI
001	000	001x	PM	FEAT_EBEP
001	000	01xx	RESERVED	_
001	000	1xxx	RESERVED	_
001	001	xxxx	RESERVED	_
001	01x	xxxx	RESERVED	_
001	1xx	xxxx	RESERVED	_
010	XXX	xxxx	RESERVED	_
011	000	xxxx	RESERVED	_
011	001	xxxx	SSBS	FEAT_SSBS
011	010	xxxx	DIT	FEAT_DIT
011	011	000x	RESERVED	_
011	011	001x	SVCRSM	FEAT_SME
011	011	010x	SVCRZA	FEAT_SME
011	011	011x	SVCRSMZA	FEAT_SME
011	011	1xxx	RESERVED	_
011	100	xxxx	TCO	FEAT_MTE
011	101	XXXX	RESERVED	_
011	110	XXXX	DAIFSet	_
011	111	XXXX	DAIFClr	_
1xx	xxx	xxxx	RESERVED	-

For the SMSTART and SMSTOP aliases, this is encoded in "CRm<2:1>", where 0b01 specifies SVCRSM, 0b10 specifies SVCRZA, and 0b11 specifies SVCRSMZA.

<imm>

Is a 4-bit unsigned immediate, in the range 0 to 15, encoded in the "CRm" field. Restricted to the range 0 to 1, encoded in "CRm<0>", when <pstatefield> is ALLINT, PM, SVCRSM, SVCRSMZA, or SVCRZA.

#### **Alias Conditions**

Alias	Is preferred when
<u>SMSTART</u>	op1 == '011' && CRm == '0xx1' && op2 == '011'
<u>SMSTOP</u>	op1 == '011' && CRm == '0xx0' && op2 == '011'

## **Operation**

```
case field of
    when PSTATEField SSBS
         PSTATE.SSBS = CRm < 0 > ;
    when <a href="mailto:PSTATEField_SP">PSTATEField_SP</a>
         PSTATE.SP = CRm < 0 >;
    when PSTATEField DAIFSet
         AArch64.CheckDAIFAccess (PSTATEField_DAIFSet);
         PSTATE.D = PSTATE.D OR CRm<3>;
         PSTATE.A = PSTATE.A OR CRm<2>;
         PSTATE.I = PSTATE.I OR CRm<1>;
         PSTATE.F = PSTATE.F OR CRm<0>;
    when PSTATEField DAIFClr
         AArch64.CheckDAIFAccess (PSTATEField DAIFClr);
         PSTATE.D = PSTATE.D AND NOT(CRm<3>);
         PSTATE.A = PSTATE.A AND NOT(CRm<2>);
         PSTATE.I = PSTATE.I AND NOT(CRm<1>);
         PSTATE.F = PSTATE.F AND NOT(CRm<0>);
    when PSTATEField_PAN
         PSTATE.PAN = CRm < 0 > ;
    when PSTATEField UAO
         PSTATE.UAO = CRm < 0 > ;
    when <a href="mailto:PSTATEField_DIT">PSTATEField_DIT</a>
         PSTATE.DIT = CRm<0>;
    when PSTATEField TCO
         PSTATE.TCO = CRm < 0 > ;
    when <a href="mailto:PSTATEField_ALLINT">PSTATEField_ALLINT</a>
         if (PSTATE.EL == EL1 && IsHCRXEL2Enabled() && HCRX_EL2.TALLINT
              AArch64.SystemAccessTrap(EL2, 0x18);
         PSTATE.ALLINT = CRm<0>;
    when PSTATEField_SVCRSM
         CheckSMEAccess();
         SetPSTATE_SM (CRm<0>);
    when PSTATEField_SVCRZA
         CheckSMEAccess();
         SetPSTATE_ZA (CRm<0>);
    when PSTATEField_SVCRSMZA
         CheckSMEAccess();
         SetPSTATE SM (CRm<0>);
SetPSTATE ZA (CRm<0>);
    when PSTATEField PM
         PSTATE.PM = CRm < 0 > ;
```

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Sh

**Pseu** 

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.