# GITS\_BASER<n>, ITS Translation Table Descriptors, n = 0 - 7

The GITS BASER<n> characteristics are:

# **Purpose**

Specifies the base address and size of the ITS translation tables.

# **Configuration**

A copy of this register is provided for each ITS translation table.

Bits [63:32] and bits [31:0] are accessible independently.

A maximum of 8 GITS\_BASER<n> registers can be provided. Unimplemented registers are res0.

When <u>GITS\_CTLR</u>.Enabled == 1 or <u>GITS\_CTLR</u>.Quiescent == 0, writing this register is unpredictable.

### **Attributes**

GITS BASER<n> is a 64-bit register.

## Field descriptions

63	62	61 60 59 58 57 56 55 54 53 52 51 50 49 48	3 4 7 4 6 4 5 4 4 4 3 4 2 4 1 4 0 3 9 3 8 3 7 3 6 3 5 3 4 3 3 3 2		
Valid	Valid Indirect Inner Cacify De Outer Cacify Size Physical Address				
Physical_Address			Shar <b>Pal</b> gielt§ize Size		
21	30	20 29 27 26 25 24 23 22 21 20 10 19 17 16	3151/12121110 0 Q 7 6 5 / 2 2 1 0		

#### Valid, bit [63]

Indicates whether software has allocated memory for the translation table:

Valid Mear	ning
------------	------

0d0	No memory is allocated for the translation table. The ITS discards any writes to the interrupt translation page when either:
	<ul> <li>GITS_BASER<n>.Type specifies any valid table entry type other than interrupt collections, that is, any value other than 0b100.</n></li> <li>GITS_BASER<n>.Type specifies an interrupt collection and GITS_TYPER.HCC == 0.</n></li> </ul>
0b1	Memory is allocated to the translation table.

The reset behavior of this field is:

• On a GIC reset, this field resets to 0.

#### Indirect, bit [62]

This field indicates whether an implemented register specifies a single, flat table or a two-level table where the first level contains a list of descriptors.

Indirect	Meaning
0b0	Single Level. The Size field
	indicates the number of pages
	used by the ITS to store data
	associated with each table
	entry.
0b1	Two Level. The Size field
	indicates the number of pages
	which contain an array of 64-
	bit descriptors to pages that
	are used to store the data
	associated with each table
	entry. A little endian memory
	order model is used.

For more information, see 'The ITS tables' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

This field is RAZ/WI for GIC implementations that only support flat tables. If the maximum width of the scaling factor that is identified by GITS\_BASER<n>.Type and the smallest page size that is

supported result in a single level table that requires multiple pages, then implementing this bit as RAZ/WI is DEPRECATED.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

#### InnerCache, bits [61:59]

Indicates the Inner Cacheability attributes of accesses to the table. The possible values of this field are:

	7. C
InnerCache	Meaning
0b000	Device-nGnRnE.
0b001	Normal Inner Non- cacheable.
0b010	Normal Inner Cacheable Read-allocate, Write- through.
0b011	Normal Inner Cacheable Read-allocate, Write-back.
0b100	Normal Inner Cacheable Write-allocate, Write- through.
0b101	Normal Inner Cacheable Write-allocate, Write- back.
0b110	Normal Inner Cacheable Read-allocate, Write- allocate, Write-through.
0b111	Normal Inner Cacheable Read-allocate, Write- allocate, Write-back.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

#### Type, bits [58:56]

Read only. Specifies the type of entity that requires entries in the corresponding translation table. The possible values of the field are:

Type	Meaning
0b000	Unimplemented. This register
	does not correspond to a
	translation table.

Devices. This register 0b001 corresponds to a translation table that scales with the width of the DeviceID. Only a single GITS BASER<n> register reports this type. vPEs. FEAT GICv4 only. This 0b010 register corresponds to a translation table that scales with the number of vPEs in the system. The translation table requires (ENTRY SIZE \* N) bytes of memory, where N is the number of vPEs in the system. Only a single GITS BASER<n> register reports this type. Interrupt collections. This 0b100 register corresponds to a translation table that scales with the number of interrupt collections in the system. The translation table requires (ENTRY SIZE \* N) bytes of memory, where N is the number of interrupt collections. Not more than one GITS BASER<n> register will report this type.

Other values are reserved.

For FEAT GICv4p1, the registers are allocated as follows:

- GITS BASERO. Type is 0b001 (Device).
- GITS\_BASER1.Type is either 0b100 (Collection Table) or 0b000 (Unimplemented).
- GITS\_BASER2.Type is either 0b010 (vPE) or 0b000 (Unimplemented).
- GITS\_BASER<n>.Type, where 'n' is in the range 3 to 7, is 0b000 (Unimplemented).

For FEAT\_GICv3, FEAT\_GICv3p1, and FEAT\_GICv4, Arm recommends that the GITS\_BASER<n> use the same allocations.

Other allocations of Type values are deprecated.

#### OuterCache, bits [55:53]

Indicates the Outer Cacheability attributes of accesses to the table. The possible values of this field are:

OuterCache	Meaning
00000	Memory type defined in InnerCache field. For Normal memory, Outer Cacheability is the same
0b001	as Inner Cacheability. Normal Outer Non- cacheable.
0b010	Normal Outer Cacheable Read-allocate, Write- through.
0b011	Normal Outer Cacheable Read-allocate, Write-back.
0b100	Normal Outer Cacheable Write-allocate, Write- through.
0b101	Normal Outer Cacheable Write-allocate, Write- back.
0b110	Normal Outer Cacheable Read-allocate, Write- allocate, Write-through.
0b111	Normal Outer Cacheable Read-allocate, Write- allocate, Write-back.

It is implementation defined whether this field has a fixed value or can be programmed by software. Implementing this field with a fixed value is deprecated.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

#### Entry\_Size, bits [52:48]

Read-only. Specifies the number of bytes per translation table entry, minus one.

#### Physical\_Address, bits [47:12]

Physical Address. When Page Size is 4KB or 16KB:

- Bits [51:48] of the base physical address are zero.
- This field provides bits[47:12] of the base physical address of the table.
- Bits[11:0] of the base physical address are zero.

- The address must be aligned to the size specified in the Page Size field. Otherwise the effect is constrained unpredictable, and can be one of the following:
  - Bits[X:12], where X is derived from the page size, are treated as zero.
  - The value of bits[X:12] are used when calculating the address of a table access.

#### When Page Size is 64KB:

- Bits[47:16] of the register provide bits[47:16] of the base physical address of the table.
- Bits[15:12] of the register provide bits[51:48] of the base physical address of the table.
- Bits[15:0] of the base physical address are 0.

In implementations that support fewer than 52 bits of physical address, any unimplemented upper bits might be RAZ/WI.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

#### Shareability, bits [11:10]

Indicates the Shareability attributes of accesses to the table. The possible values of this field are:

Shareability	Meaning
0b00	Non-shareable.
0b01	Inner Shareable.
0b10	Outer Shareable.
0b11	Reserved. Treated as
	0b00.

It is implementation defined whether this field has a fixed value or can be programmed by software. Implementing this field with a fixed value is deprecated.

The reset behavior of this field is:

 On a GIC reset, this field resets to an architecturally unknown value.

#### Page\_Size, bits [9:8]

The size of page that the translation table uses:

Page_Size	Meaning	
0b00	4KB.	

0b01	16KB.
0b10	64KB.
0b11	Reserved. Treated as 0b10.

#### Note

If the GIC implementation supports only a single, fixed page size, this field might be RO.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

#### **Size, bits [7:0]**

The number of pages of physical memory allocated to the table, minus one. GITS\_BASER<n>.Page\_Size specifies the size of each page.

If GITS BASER<n>.Type == 0, this field is RAZ/WI.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

# Accessing GITS\_BASER<n>

# GITS\_BASER<n> can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
GIC ITS control	0x0100 + (8 * n)	GITS_BASER <n></n>

Accesses on this interface are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.