AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

## GICD\_ICENABLER<n>E, Interrupt Clear-Enable Registers, n = 0 - 31

The GICD ICENABLER<n>E characteristics are:

#### **Purpose**

Disables forwarding of the corresponding SPI in the extended SPI range to the CPU interfaces.

#### **Configuration**

This register is present only when FEAT\_GICv3p1 is implemented. Otherwise, direct accesses to GICD\_ICENABLER<n>E are res0.

When <u>GICD TYPER</u>.ESPI==0, these registers are res0.

When <u>GICD\_TYPER</u>.ESPI==1, the number of implemented <u>GICD\_ICENABLER<n>E</u> registers is (<u>GICD\_TYPER</u>.ESPI\_range+1). Registers are numbered from 0.

#### **Attributes**

GICD ICENABLER<n>E is a 32-bit register.

#### Field descriptions

31 30 29 28 27

Clear\_enable\_bit31 Clear\_enable\_bit30 Clear\_enable\_bit29 Clear\_enable\_bit28 Clear\_enable\_bit27 Cle

#### Clear\_enable\_bit<x>, bit [x], for x = 31 to 0

For the extended SPI range, controls the forwarding of interrupt number x to the CPU interface. Reads and writes have the following behavior:

Clear_enable_bit <x></x>	Meaning
--------------------------	---------

If read, indicates to forwarding the correspond interrupt is disabled.  If written, no effect.  Ob1  If read, indicates to forwarding the correspond interrupt is enabled.  If written, enables	
indicates to forwarding the corresponding interrupt is enabled.  If written,	g of ding s
forwarding the correspond interrupt. After a wri 1 to this bi subsequen of this bit returns 0.	g of ding s g of ding ite of it, a

The reset behavior of this field is:

• On a GIC reset, this field resets to 0.

For INTID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICD\_ICENABLER<n>E number, n, is given by n = (m-4096) DIV 32.
- The offset of the required GICD\_ICENABLER<n>E is (0x1400 + (4\*n)).
- The bit number of the required group modifier bit in this register is (m-4096) MOD 32.

### Accessing GICD\_ICENABLER<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICD ICENABLER<n>E, the corresponding bit is res0.

When <u>GICD\_CTLR</u>.DS==0, bits corresponding to Secure SPIs are RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

# GICD\_ICENABLER<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
	Dist_base		GICD_ICENABLER <n>E</n>
Distributor		+ (4 * n)	

Accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<b>Registers</b>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	Registers

 $28/03/2023\ 16:01;\ 72747e43966d6b97dcbd230a1b3f0421d1ea3d94$ 

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.