k by	Sh
ding	Pseud

LDR (immediate, SIMD&FP)

Load SIMD&FP Register (immediate offset). This instruction loads an element from memory, and writes the result as a scalar to the SIMD&FP register. The address that is used for the load is calculated from a base register value, a signed immediate offset, and an optional offset that is a multiple of the element size.

Depending on the settings in the *CPACR_EL1*, *CPTR_EL2*, and *CPTR_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 3 classes: <u>Post-index</u>, <u>Pre-index</u> and <u>Unsigned offset</u>

Post-index

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
imm9
                                           0 1
                 opc
8-bit (size == 00 \&\& opc == 01)
       LDR <Bt>, [<Xn | SP>], #<simm>
16-bit (size == 01 \&\& opc == 01)
       LDR <Ht>, [<Xn | SP>], #<simm>
32-bit (size == 10 \&\& opc == 01)
       LDR <St>, [<Xn | SP>], #<simm>
64-bit (size == 11 \&\& opc == 01)
       LDR <Dt>, [<Xn | SP>], #<simm>
128-bit (size == 00 \&\& opc == 11)
       LDR <Qt>, [<Xn | SP>], #<simm>
   boolean wback = TRUE;
   boolean postindex = TRUE;
   integer scale = <u>UInt</u>(opc<1>:size);
   if scale > 4 then UNDEFINED;
   bits(64) offset = SignExtend(imm9, 64);
```

Pre-index

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
size 1 1 1 1 0 0 x 1 0
                                 imm9
                                               1 1
                                                                   Rt
                                                        Rn
                   opc
8-bit (size == 00 \&\& opc == 01)
       LDR <Bt>, [<Xn | SP>, #<simm>]!
16-bit (size == 01 \&\& opc == 01)
       LDR <Ht>, [<Xn | SP>, #<simm>]!
32-bit (size == 10 \&\& opc == 01)
       LDR <St>, [<Xn | SP>, #<simm>]!
64-bit (size == 11 \&\& opc == 01)
       LDR <Dt>, [<Xn | SP>, #<simm>]!
128-bit (size == 00 \&\& opc == 11)
        LDR \langle Qt \rangle, [\langle Xn | SP \rangle, #\langle simm \rangle]!
   boolean wback = TRUE;
    boolean postindex = FALSE;
    integer scale = <u>UInt</u>(opc<1>:size);
    if scale > 4 then UNDEFINED;
    bits(64) offset = SignExtend(imm9, 64);
Unsigned offset
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
imm12
                                                        Rn
                                                                   Rt
                   opc
8-bit (size == 00 \&\& opc == 01)
       LDR <Bt>, [<Xn | SP>{, #<pimm>}]
16-bit (size == 01 \&\& opc == 01)
       LDR <Ht>, [<Xn SP>{, #<pimm>}]
32-bit (size == 10 \&\& opc == 01)
       LDR <St>, [<Xn | SP>{, #<pimm>}]
```

```
64-bit (size == 11 && opc == 01)

LDR <Dt>, [<Xn | SP>{, #<pimm>}]

128-bit (size == 00 && opc == 11)

LDR <Qt>, [<Xn | SP>{, #<pimm>}]

boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt (opc<1>:size);
if scale > 4 then UNDEFINED;
bits (64) offset = LSL (ZeroExtend (imm12, 64), scale);
```

Assembler Symbols

<bt></bt>	Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<dt></dt>	Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<ht></ht>	Is the 16-bit name of the SIMD&FP register to be

transferred, encoded in the "Rt" field.

<Qt> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.

For the 8-bit variant: is the optional positive immediate byte
 offset, in the range 0 to 4095, defaulting to 0 and encoded
 in the "imm12" field.

For the 16-bit variant: is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0 and encoded in the "imm12" field as

For the 32-bit variant: is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as /4.

For the 64-bit variant: is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as pimm>/8.

For the 128-bit variant: is the optional positive immediate byte offset, a multiple of 16 in the range 0 to 65520, defaulting to 0 and encoded in the "imm12" field as

Shared Decode

```
integer n = UInt(Rn);
integer t = UInt(Rt);
MemOp memop = if opc<0> == '1' then MemOp LOAD else MemOp STORE;
constant integer datasize = 8 << scale;
boolean tagchecked = memop != MemOp PREFETCH && (wback | | n != 31);</pre>
```

Operation

```
CheckFPEnabled64();
bits(64) address;
bits(datasize) data;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescASIMD</u> (memop, FALSE, tagchecked)
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
if !postindex then
    address = address + offset;
case memop of
    when <a href="MemOp_STORE">MemOp_STORE</a>
         data = V[t, datasize];
         Mem[address, datasize DIV 8, accdesc] = data;
    when <a href="MemOp_LOAD">MemOp_LOAD</a>
         data = Mem[address, datasize DIV 8, accdesc];
         V[t, datasize] = data;
if wback then
    if postindex then
         address = address + offset;
    if n == 31 then
         SP[] = address;
    else
         X[n, 64] = address;
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

Base	SIMD&FP	SVE	SME	Index by
Instructions	Instructions	Instructions	Instructions	Encoding

Sh Pseu Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56 Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.