Index by	Sh
Encoding	Pseud

SIMD&FP **SME** Base **SVE** Instructions **Instructions** Instructions Instructions

## CMPLO (vectors)

Compare unsigned lower than vector, setting the condition flags

Compare active unsigned integer elements in the first source vector being lower than corresponding unsigned elements in the second source vector, and place the boolean results of the comparison in the corresponding elements of the destination predicate. Inactive elements in the destination predicate register are set to zero. Sets the first (N), none (Z), !last (C) condition flags based on the predicate result, and the V flag to zero.

This is a pseudo-instruction of CMP<cc> (vectors). This means:

- The encodings in this description are named to match the encodings of CMP<cc> (vectors).
- The assembler syntax is used only for assembly, and is not used on disassembly.
- The description of CMP<cc> (vectors) gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

31 30	29	28	27	26	25	24	23 22	21	20 19 18 17 16	15	14	13	12 11 10	9	8	7	6	5	4	3	2	1	0
0 0	1	0	0	1	0	0	size	0	Zm	0	0	0	Pg			Zn			1		P	d	
																			no				

CMPLO 
$$\langle Pd \rangle . \langle T \rangle$$
,  $\langle Pq \rangle / Z$ ,  $\langle Zm \rangle . \langle T \rangle$ ,  $\langle Zn \rangle . \langle T \rangle$ 

#### is equivalent to

CMPHI 
$$<$$
Pd>. $<$ T>,  $<$ Pg>/Z,  $<$ Zn>. $<$ T>,  $<$ Zm>. $<$ T>

#### **Assembler Symbols**

<pd></pd>		me of the do in the "Pd"		scalable pred	dicate 1	register,
~7m>	T .1	C . 1	,	1 1 1	_	

Is the size specifier, encoded in "size":

size	<t></t>
0.0	В
01	Н
10	S
11	D

<Pg>

Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

# **Operation**

The description of <u>CMP<cc> (vectors)</u> gives the operational pseudocode for this instruction.

### **Operational information**

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then if PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
  - The values of the NZCV flags.

If FEAT\_SME is implemented and the PE is in Streaming SVE mode, then any subsequent instruction which is dependent on the predicate register or NZCV condition flags written by this instruction might be significantly delayed.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
Instructions	Instructions	Instructions	Instructions	Encoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu