<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Sh Pseu

DSB

Data Synchronization Barrier is a memory barrier that ensures the completion of memory accesses, see *Data Synchronization Barrier*.

A DSB instruction with the nXS qualifier is complete when the subset of these memory accesses with the XS attribute set to 0 are complete. It does not require that memory accesses with the XS attribute set to 1 are complete.

This instruction is used by the aliases <u>PSSBB</u>, and <u>SSBB</u>.

It has encodings from 2 classes: Memory barrier and Memory nXS barrier

Memory barrier

DSB <option> | #<imm>

```
boolean nXS = FALSE;
DSBAlias alias;
case CRm of
     when '0000' alias = <a href="mailto:DSBAlias_SSBB">DSBAlias_SSBB</a>;
     when '0100' alias = DSBAlias PSSBB;
     otherwise alias = DSBAlias DSB;
MBReqDomain domain;
case CRm<3:2> of
      when '00' domain = MBReqDomain_OuterShareable;
     when '01' domain = <a href="MBReqDomain_Nonshareable">MBReqDomain_Nonshareable</a>;
     when '10' domain = <a href="MBReqDomain_InnerShareable">MBReqDomain_InnerShareable</a>;
     when '11' domain = MBReqDomain_FullSystem;
MBReqTypes types;
case CRm<1:0> of
     when '00' types = <a href="MBReqTypes_All">MBReqTypes_All</a>; domain = <a href="MBReqDomain_FullSystem">MBReqDomain_FullSystem</a>; when '01' types = <a href="MBReqTypes_Reads">MBReqTypes_Reads</a>;
     when '10' types = MBReqTypes_Writes;
     when '11' types = MBReqTypes_All;
```

Memory nXS barrier (FEAT_XS)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 1 0 1 0 1 0 1 0 0 0 0 0 1 1 0 0 1 1 mm21 0 0 0 1 1 1 1 1 1 1
```

```
DSB <option>nXS
```

```
if !IsFeatureImplemented(FEAT_XS) then UNDEFINED;
MBReqTypes types = MBReqTypes All;
```

```
boolean nXS = TRUE;
DSBAlias alias = DSBAlias DSB;
MBReqDomain domain;

case imm2 of
   when '00' domain = MBReqDomain OuterShareable;
   when '01' domain = MBReqDomain Nonshareable;
   when '10' domain = MBReqDomain InnerShareable;
   when '11' domain = MBReqDomain FullSystem;
```

Assembler Symbols	

<option>

For the memory barrier variant: specifies the limitation on the barrier operation. Values are:

SY

Full system is the required shareability domain, reads and writes are the required access types, both before and after the barrier instruction. This option is referred to as the full system barrier. Encoded as CRm = 0b1111.

ST

Full system is the required shareability domain, writes are the required access type, both before and after the barrier instruction. Encoded as CRm = 0b1110.

LD

Full system is the required shareability domain, reads are the required access type before the barrier instruction, and reads and writes are the required access types after the barrier instruction. Encoded as CRm = 0b1101.

ISH

Inner Shareable is the required shareability domain, reads and writes are the required access types, both before and after the barrier instruction. Encoded as CRm = 0b1011.

ISHST

Inner Shareable is the required shareability domain, writes are the required access type, both before and after the barrier instruction. Encoded as CRm = 0b1010.

ISHLD

Inner Shareable is the required shareability domain, reads are the required access type before the barrier instruction, and reads and writes are the required access types after the barrier instruction. Encoded as CRm = 0b1001.

NSH

Non-shareable is the required shareability domain, reads and writes are the required access, both before and after the barrier instruction. Encoded as CRm = 0b0111.

NSHST

Non-shareable is the required shareability domain, writes are the required access type, both before and after the barrier instruction. Encoded as CRm = 0b0110.

NSHLD

Non-shareable is the required shareability domain, reads are the required access type before the barrier instruction, and reads and writes are the required access types after the barrier instruction. Encoded as CRm = 0b0101.

OSH

Outer Shareable is the required shareability domain, reads and writes are the required access types, both before and after the barrier instruction. Encoded as CRm = 0b0011.

For the memory nXS barrier variant: specifies the limitation on the barrier operation. Values are:

SY

Full system is the required shareability domain, reads and writes are the required access types, both before and after the barrier instruction. This option is referred to as the full system barrier. Encoded as imm2 = 0b11.

ISH

Inner Shareable is the required shareability domain, reads and writes are the required access types, both before and after the barrier instruction. Encoded as imm2 = 0b10.

NSH

Non-shareable is the required shareability domain, reads and writes are the required access, both before and after the barrier instruction. Encoded as imm2 = 0b01.

OSH

Outer Shareable is the required shareability domain, reads and writes are the required access types, both before and after the barrier instruction. Encoded as imm2 = 0b00.

<imm>

Is a 4-bit unsigned immediate, in the range 0 to 15, encoded in the "CRm" field.

Alias Conditions

Alias	Is preferred when	
<u>PSSBB</u>	CRm == '0100'	
<u>SSBB</u>	CRm == '0000'	

Operation

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56

Sh Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.