<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Sh Pseu

LD3B (scalar plus immediate)

Contiguous load three-byte structures to three vectors (immediate index)

Contiguous load three-byte structures, each to the same element number in three vector registers from the memory address generated by a 64-bit scalar base and an immediate index which is a multiple of 3 in the range -24 to 21 that is multiplied by the vector's in-memory size, irrespective of predication, Each predicate element applies to the same element number in each of the three vector registers, or equivalently to the three consecutive bytes in memory which make up each structure. Inactive elements will not cause a read from Device memory or signal a fault, and the corresponding element is set to zero in each of the three destination vector registers.

```
31302928272625 24 23 22212019181716151413121110 9 8 7 6 5 4 3 2 1 0

1 0 1 0 0 1 0 0 0 1 0 0 imm4 1 1 1 Pg Rn Zt

msz<1>msz<0>
```

```
LD3B { <Zt1>.B, <Zt2>.B, <Zt3>.B }, <Pg>/Z, [<Xn | SP>{, #<imm>, MUL '
```

```
if ! HaveSVE() && ! HaveSME() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer g = UInt(Pg);
constant integer esize = 8;
integer offset = SInt(imm4);
constant integer nreg = 3;
```

Assembler Symbols

~7±1 ~

<zt1></zt1>	Is the name of the first scalable vector register to be transferred, encoded in the "Zt" field.
<zt2></zt2>	Is the name of the second scalable vector register to be transferred, encoded as "Zt" plus 1 modulo 32.
<zt3></zt3>	Is the name of the third scalable vector register to be transferred, encoded as "Zt" plus 2 modulo 32.
<pg></pg>	Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<imm></imm>	Is the optional signed immediate vector offset, a multiple of 3 in the range -24 to 21, defaulting to 0, encoded in the "imm4" field.

Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(64) base;
bits (PL) mask = P[q, PL];
constant integer mbytes = esize DIV 8;
array [0..2] of bits(VL) values;
boolean contiguous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = n != 31;
AccessDescriptor accdesc = CreateAccDescSVE (MemOp_LOAD, nontemporal, co
if !AnyActiveElement (mask, esize) then
     if n == 31 && ConstrainUnpredictableBool(Unpredictable_CHECKSPNONEA
          CheckSPAlignment();
else
     if n == 31 then <a href="CheckSPAlignment">CheckSPAlignment</a>();
    base = if n == 31 then SP[] else X[n, 64];
for e = 0 to elements-1
     for r = 0 to nreg-1
          if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
               integer eoff = (offset * elements * nreg) + (e * nreg) + r;
               bits(64) addr = base + eoff * mbytes;
               Elem[values[r], e, esize] = Mem[addr, mbytes, accdesc];
          else
               \underline{\text{Elem}}[\text{values}[r], e, \text{esize}] = \underline{\text{Zeros}}(\text{esize});
for r = 0 to nreg-1
     \mathbb{Z}[(t+r) \text{ MOD } 32, \text{ VL}] = \text{values}[r];
```

Operational information

If FEAT_SVE2 is implemented or FEAT_SME is implemented, then if PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
Instructions	Instructions	Instructions	Instructions	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Sh Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.