AArch64 Instructions Index by Encoding

External Registers

# MPAMF\_ECR, MPAM Error Control Register

The MPAMF ECR characteristics are:

### **Purpose**

MPAMF\_ECR is a 32-bit read/write register that controls MPAM error interrupts for this MSC.

MPAMF\_ECR\_s controls Secure MPAM error handling. MPAMF\_ECR\_ns controls Non-secure MPAM error handling. MPAMF\_ECR\_rt controls Root MPAM error handling. MPAMF\_ECR\_rl controls Realm MPAM error handling.

## **Configuration**

This register is present only when FEAT\_MPAM is implemented. Otherwise, direct accesses to MPAMF\_ECR are res0.

If an MSC cannot encounter any of the error conditions listed in 'Errors in MSCs' in Armâ® Architecture Reference Manual Supplement, Memory System Resource Partitioning and Monitoring (MPAM), for Armv8-A (ARM DDI 0598), both the <a href="MPAMF\_ESR">MPAMF\_ESR</a> and MPAMF\_ECR must be RAZ/WI.

The power and reset domain of each MSC component is specific to that component.

#### **Attributes**

MPAMF\_ECR is a 32-bit register.

# Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESO INTEN

#### Bits [31:1]

Reserved, res0.

#### INTEN, bit [0]

Interrupt Enable.

INTEN	Meaning	

-	
0b0	MPAM error interrupts are not
020	
	signaled.
	8
0b1	MPAM error interrupts are
ODI	<del>-</del>
	signaled.
	signatea.

### **Accessing MPAMF ECR**

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MPAMF\_ECR\_s must only be accessible from the Secure MPAM feature page.
- MPAMF\_ECR\_ns must only be accessible from the Non-secure MPAM feature page.
- MPAMF\_ECR\_rt must only be accessible from the Root MPAM feature page.
- MPAMF\_ECR\_rl must only be accessible from the Realm MPAM feature page.

MPAMF\_ECR\_s, MPAMF\_ECR\_ns, MPAMF\_ECR\_rt, and MPAMF\_ECR\_rl must be separate registers:

- The Secure instance (MPAMF\_ECR\_s) accesses the error interrupt controls used for Secure PARTIDs.
- The Non-secure instance (MPAMF\_ECR\_ns) accesses the error interrupt controls used for Non-secure PARTIDs.
- The Root instance (MPAMF\_ECR\_rt) accesses the error interrupt controls used for Root PARTIDs.
- The Realm instance (MPAMF\_ECR\_rl) accesses the error interrupt controls used for Realm PARTIDs.

#### **MPAMF\_ECR** can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x00F0	MPAMF_ECR_s

Accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x00F0	MPAMF_ECR_ns

Accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x00F0	MPAMF_ECR_rt

When FEAT\_RME is implemented, accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x00F0	MPAMF_ECR_rl

When FEAT\_RME is implemented, accesses on this interface are **RW**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.