AArch64
Instructions

Index by Encoding

External Registers

GICV_APR<n>, Virtual Machine Active Priorities Registers, n = 0 - 3

The GICV APR<n> characteristics are:

Purpose

Provides information about interrupt active priorities.

These registers correspond to the physical CPU interface registers GICC APR<n>.

Configuration

This register is present only when FEAT_GICv3_LEGACY is implemented and EL2 is implemented. Otherwise, direct accesses to GICV_APR<n> are res0.

When System register access is disabled for EL2, these registers access <u>GICH_APR<n></u>, and all active priorities for virtual machines are held in <u>GICH_APR<n></u> regardless of interrupt group.

When System register access is enabled for EL2, these registers access <a href="ICH_AP1R<n>_EL2">ICH_AP1R<n>_EL2, and all active priorities for virtual machines are held in ICH AP1R<n>_EL2 regardless of interrupt group.

Attributes

GICV_APR<n> is a 32-bit register.

Field descriptions

P < x >, bit [x], for x = 31 to 0

Provides information about active priorities for the virtual machine.

See <u>GICH_APR<n></u> and <u>ICH_AP1R<n>_EL2</u> for the correspondence between priorities and bits.

Accessing GICV_APR<n>

If System register access is not enabled for EL2, these registers access GICH APR<n>. If System register access is enabled for EL2, these

registers access <u>ICH_AP1R<n>_EL2</u>. All active priority mapped guests are held in the accessed registers, regardless of interrupt group.

GICV APR<n> can be accessed through the memory-mapped interfaces:

Component	Offset	Instance	
GIC Virtual CPU	$0 \times 00 D0 + (4$	GICV_APR <n></n>	
interface	* n)		

This interface is accessible as follows:

- When GICD CTLR.DS == 0, accesses to this register are **RW**.
- When an access is Secure, accesses to this register are **RW**.
- When an access is Non-secure, accesses to this register are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	External
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.