AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

# HACR\_EL2, Hypervisor Auxiliary Control Register

The HACR EL2 characteristics are:

### **Purpose**

Controls trapping to EL2 of implementation defined aspects of EL1 or EL0 operation.

#### Note

Arm recommends that the values in this register do not cause unnecessary traps to EL2 when  $\underline{HCR}$   $\underline{EL2}$ .{E2H,  $\underline{TGE}$ } == {1, 1}.

#### **Configuration**

AArch64 System register HACR\_EL2 bits [31:0] are architecturally mapped to AArch32 System register HACR[31:0].

If EL2 is not implemented, this register is res0 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

#### **Attributes**

HACR EL2 is a 64-bit register.

#### Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

IMPLEMENTATION DEFINED
IMPLEMENTATION DEFINED

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### **IMPLEMENTATION DEFINED, bits [63:0]**

implementation defined.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

## **Accessing HACR\_EL2**

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, HACR\_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b111

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    X[t, 64] = HACR_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = HACR_EL2;
```

## MSR HACR\_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b111

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    HACR_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    HACR_EL2 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.