Index by	<u>S</u>
Encoding	Pse

Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions

# **ST4** (single structure)

Store single 4-element structure from one lane of four registers. This instruction stores a 4-element structure to memory from corresponding elements of four SIMD&FP registers.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

## No offset

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 Q 0 0 1 1 0 1 0 0 1 0 0 0 0 0 x x 1 S size Rn Rt

L R 02 opcode
```

# 8-bit (opcode == 001)

```
ST4 { <Vt>.B, <Vt2>.B, <Vt3>.B, <Vt4>.B } [<index>], [<Xn | SP>]
```

# 16-bit (opcode == 011 && size == x0)

```
ST4 { <Vt>.H, <Vt2>.H, <Vt4>.H } [<index>], [<Xn | SP>]
```

### 32-bit (opcode == 101 && size == <math>00)

```
ST4 { <Vt>.S, <Vt2>.S, <Vt4>.S } [<index>], [<Xn | SP>]
```

### 64-bit (opcode == 101 && S == 0 && size == 01)

```
ST4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D } [<index>], [<Xn | SP>]
```

```
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;
boolean nontemporal = FALSE;
boolean tagchecked = wback | | n != 31;
```

#### **Post-index**

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 Q 0 0 1 1 0 1 1 0 1 Rm | x x 1 | S | size | Rn | Rt

L R opcode
```

# 8-bit, immediate offset (Rm == 11111 && opcode == 001)

```
ST4 { <Vt>.B, <Vt2>.B, <Vt4>.B } [<index>], [<Xn | SP>], #4
8-bit, register offset (Rm != 11111 && opcode == 001)
       ST4 { <Vt>.B, <Vt2>.B, <Vt4>.B } [<index>], [<Xn | SP>], <Xm>
16-bit, immediate offset (Rm == 11111 && opcode == 011 && size == x0)
       ST4 { <Vt>>.H, <Vt2>.H, <Vt3>.H, <Vt4>.H } [<index>], [<Xn | SP>], #8
16-bit, register offset (Rm != 11111 \&\& opcode == 011 \&\& size == x0)
       ST4 { <Vt>>.H, <Vt2>.H, <Vt4>.H } [<index>], [<Xn | SP>], <Xm>
32-bit, immediate offset (Rm == 11111 && opcode == 101 && size == 00)
       ST4 { <Vt>.S, <Vt2>.S, <Vt4>.S } [<index>], [<Xn | SP>], #16
32-bit, register offset (Rm != 11111 && opcode == 101 && size == 00)
       ST4 { <Vt>.S, <Vt2>.S, <Vt4>.S } [<index>], [<Xn | SP>], <Xm>
64-bit, immediate offset (Rm == 11111 && opcode == 101 && S == 0 && size
==01)
       ST4 { <Vt>.D, <Vt2>.D, <Vt4>.D } [<index>], [<Xn | SP>], #32
64-bit, register offset (Rm != 11111 && opcode == 101 && S == 0 && size ==
01)
       ST4 { <Vt>.D, <Vt2>.D, <Vt3>.D, <Vt4>.D } [<index>], [<Xn | SP>], <Xm>
   integer t = UInt(Rt);
   integer n = UInt(Rn);
   integer m = UInt(Rm);
   boolean wback = TRUE;
   boolean nontemporal = FALSE;
   boolean tagchecked = wback | | n != 31;
Assembler Symbols
<Vt>
              Is the name of the first or only SIMD&FP register to be
              transferred, encoded in the "Rt" field.
<Vt2>
              Is the name of the second SIMD&FP register to be
              transferred, encoded as "Rt" plus 1 modulo 32.
<Vt3>
              Is the name of the third SIMD&FP register to be
              transferred, encoded as "Rt" plus 2 modulo 32.
```

<Vt4>Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32. <index> For the 8-bit variant: is the element index, encoded in "O:S:size". For the 16-bit variant: is the element index, encoded in "O:S:size<1>". For the 32-bit variant: is the element index, encoded in "Q:S". For the 64-bit variant: is the element index, encoded in "Q". <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field. <Xm> Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

### **Shared Decode**

```
bits(2) scale = opcode<2:1>;
integer selem = <u>UInt</u>(opcode<0>:R) + 1;
boolean replicate = FALSE;
integer index;
case scale of
    when '11'
        // load and replicate
        if L == '0' | S == '1' then UNDEFINED;
        scale = size;
        replicate = TRUE;
    when '00'
        index = UInt(Q:S:size); // B[0-15]
    when '01'
        if size<0> == '1' then UNDEFINED;
                                       // H[0-7]
        index = <u>UInt</u>(Q:S:size<1>);
    when '10'
        if size<1> == '1' then UNDEFINED;
        if size<0> == '0' then
             index = UInt(Q:S); // S[0-3]
        else
             if S == '1' then UNDEFINED;
             index = \underline{UInt}(Q); // D[0-1]
            scale = '11';
MemOp memop = if L == '1' then MemOp_LOAD else MemOp_STORE;
constant integer datasize = 64 << UInt(Q);</pre>
constant integer esize = 8 << <u>UInt</u>(scale);
```

### Operation

```
CheckFPAdvSIMDEnabled64();
bits(64) address;
```

```
bits(64) offs;
bits(128) rval;
bits(esize) element;
constant integer ebytes = esize DIV 8;
AccessDescriptor accdesc = CreateAccDescASIMD (memop, nontemporal, tagch
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
offs = Zeros(64);
if replicate then
    // load and replicate to all elements
    for s = 0 to selem-1
        element = Mem[address+offs, ebytes, accdesc];
        // replicate to fill 128- or 64-bit register
        V[t, datasize] = Replicate(element, datasize DIV esize);
        offs = offs + ebytes;
        t = (t + 1) MOD 32;
else
    // load/store one element per register
    for s = 0 to selem-1
        rval = V[t, 128];
        if memop == MemOp_LOAD then
            // insert into one lane of 128-bit register
            Elem[rval, index, esize] = Mem[address+offs, ebytes, accdesc
            V[t, 128] = rval;
        else // memop == MemOp_STORE
            // extract from one lane of 128-bit register
            Mem[address+offs, ebytes, accdesc] = Elem[rval, index, esize
        offs = offs + ebytes;
        t = (t + 1) \text{ MOD } 32;
if wback then
    if m != 31 then
        offs = X[m, 64];
    if n == 31 then
        SP[] = address + offs;
        X[n, 64] = address + offs;
```

## **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Sh Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.