AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

# TRCACATR<n>, Address Comparator Access Type Register <n>, n = 0 - 15

The TRCACATR<n> characteristics are:

### **Purpose**

Defines the type of access for the corresponding TRCACVR<n> Register. This register configures the context type, Exception levels, alignment, masking that is applied by the Address Comparator, and how the Address Comparator behaves when it is one half of an Address Range Comparator.

### **Configuration**

AArch64 System register TRCACATR<n> bits [63:0] are architecturally mapped to External register TRCACATR<n>[63:0].

This register is present only when FEAT\_ETE is implemented, FEAT\_TRC\_SR is implemented and UInt(TRCIDR4.NUMACPAIRS) \* 2 > n. Otherwise, direct accesses to TRCACATR<n> are undefined.

#### **Attributes**

TRCACATR<n> is a 64-bit register.

### Field descriptions

63626160595857565554535251	50	49	48	47	46

RESO EXLEVEL\_RL\_EL2 EXLEVEL\_RL\_EL1 EXLEVEL\_RL\_EL0 RESO EXLEVEL\_NS\_EL 31302928272625242322212019 18 17 16 15 14

#### Bits [63:19]

Reserved, res0.

# EXLEVEL\_RL\_EL2, bit [18] When TRCIDR6.EXLEVEL RL EL2 == 1:

Realm EL2 address comparison control. Controls whether a comparison can occur at EL2 in Realm state.

EXLEVEL_RL_EL2	Meaning
----------------	---------

When TRCACATR <n>.EXLEVEL_NS_EL2 is 0 the Address Comparator performs comparisons in Realm EL2. When TRCACATR<n>.EXLEVEL_NS_EL2 is 1 the Address Comparator does not perform comparisons in Realm EL2. When TRCACATR<n>.EXLEVEL_NS_EL2 is 0 the Address Comparator does not perform comparisons in Realm EL2. When TRCACATR<n>.EXLEVEL_NS_EL2 is 0 the Address Comparator does not perform comparisons in Realm EL2. When TRCACATR<n>.EXLEVEL_NS_EL2</n></n></n></n></n>
TRCACATR <n>.EXLEVEL_NS_EL2 is 1 the Address Comparator performs comparisons in Realm EL2.</n>

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

# EXLEVEL\_RL\_EL1, bit [17] When TRCIDR6.EXLEVEL\_RL\_EL1 == 1:

Realm EL1 address comparison control. Controls whether a comparison can occur at EL1 in Realm state.

EXLEVEL_RL_EL1	Meaning
0b0	When
	TRCACATR <n>.EXLEVEL_NS_EL1</n>
	is 0 the Address Comparator
	performs comparisons in Realm
	EL1.
	When
	TRCACATR <n>.EXLEVEL_NS_EL1</n>
	is 1 the Address Comparator does
	not perform comparisons in Realm
	EL1.

0b1	When TRCACATR <n>.EXLEVEL_NS_EL1 is 0 the Address Comparator does not perform comparisons in Realm EL1. When TRCACATR<n>.EXLEVEL_NS_EL1 is 1 the Address Comparator performs comparisons in Realm EL1.</n></n>
-----	--

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

# EXLEVEL\_RL\_ELO, bit [16] When TRCIDR6.EXLEVEL\_RL\_ELO == 1:

Realm EL0 address comparison control. Controls whether a comparison can occur at EL0 in Realm state.

EXLEVEL RL ELO	Meaning
060	When TRCACATR <n>.EXLEVEL_NS_EL0 is 0 the Address Comparator performs comparisons in Realm EL0. When TRCACATR<n>.EXLEVEL_NS_EL0 is 1 the Address Comparator does</n></n>
0b1	not perform comparisons in Realm ELO. When TRCACATR <n>.EXLEVEL_NS_ELO is 0 the Address Comparator does not perform comparisons in Realm ELO. When TRCACATR<n>.EXLEVEL_NS_ELO is 1 the Address Comparator performs comparisons in Realm ELO.</n></n>

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### Bit [15]

Reserved, res0.

#### EXLEVEL\_NS\_EL2, bit [14]

#### When Non-secure EL2 is implemented:

Non-secure EL2 address comparison control. Controls whether a comparison can occur at EL2 in Non-secure state.

EXLEVEL_NS_EL2	Meaning
0b0	The Address
	Comparator
	performs
	comparisons in
	Non-secure EL2.
0b1	The Address
	Comparator does
	not perform
	comparisons in
	Non-secure EL2.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### **EXLEVEL NS EL1, bit [13]**

#### When Non-secure EL1 is implemented:

Non-secure EL1 address comparison control. Controls whether a comparison can occur at EL1 in Non-secure state.

	3.5
EXLEVEL NS EL1	Maaning
EALEVEL INS ELI	Meaning

0b0	The Address
	Comparator
	performs
	comparisons in
	Non-secure EL1.
0b1	The Address
	Comparator does
	not perform
	comparisons in
	Non-secure EL1.

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

### EXLEVEL\_NS\_ELO, bit [12] When Non-secure ELO is implemented:

Non-secure EL0 address comparison control. Controls whether a comparison can occur at EL0 in Non-secure state.

EXLEVEL_NS_EL0	Meaning
0b0	The Address
	Comparator
	performs
	comparisons in
	Non-secure EL0.
0b1	The Address
	Comparator does
	not perform
	comparisons in
	Non-secure EL0.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

### EXLEVEL\_S\_EL3, bit [11] When EL3 is implemented:

EL3 address comparison control. Controls whether a comparison can occur at EL3.

EXLEVEL_S_EL3	Meaning
0b0	The Address
	Comparator
	performs
	comparisons in EL3.
0b1	The Address
	Comparator does not
	perform comparisons
	in EL3.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

### EXLEVEL\_S\_EL2, bit [10] When EL2 is implemented and FEAT SEL2 is implemented:

Secure EL2 address comparison control. Controls whether a comparison can occur at EL2 in Secure state.

EXLEVEL_S_EL2	Meaning
0b0	The Address
	Comparator
	performs
	comparisons in
	Secure EL2.
0b1	The Address
	Comparator does not
	perform comparisons
	in Secure EL2.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

# EXLEVEL\_S\_EL1, bit [9] When Secure EL1 is implemented:

Secure EL1 address comparison control. Controls whether a comparison can occur at EL1 in Secure state.

EXLEVEL_S_EL1	Meaning
0b0	The Address
	Comparator
	performs
	comparisons in
	Secure EL1.
0b1	The Address
	Comparator does not
	perform comparisons
	in Secure EL1.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

# EXLEVEL\_S\_ELO, bit [8] When Secure ELO is implemented:

Secure EL0 address comparison control. Controls whether a comparison can occur at EL0 in Secure state.

EXLEVEL_S_EL0	Meaning
0b0	The Address
	Comparator
	performs
	comparisons in
	Secure EL0.
0b1	The Address
	Comparator does not
	perform comparisons
	in Secure EL0.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### Bit [7]

Reserved, res0.

# CONTEXT, bits [6:4] When TRCIDR4.NUMCIDC != 0b0000 or TRCIDR4.NUMVMIDC != 0b0000:

Selects a Context Identifier Comparator or Virtual Context Identifier Comparator:

CONTEXT	Meaning	Applies when
0b000	Comparator 0.	
0b001	Comparator 1.	When UInt(TRCIDR4.NUMCIDC) > 1 or UInt(TRCIDR4.NUMVMIDC) > 1
0b010	Comparator 2.	When UInt(TRCIDR4.NUMCIDC) > 2 or UInt(TRCIDR4.NUMVMIDC) > 2
0b011	Comparator 3.	When UInt(TRCIDR4.NUMCIDC) > 3 or UInt(TRCIDR4.NUMVMIDC) > 3
0b100	Comparator 4.	When UInt(TRCIDR4.NUMCIDC) > 4 or UInt(TRCIDR4.NUMVMIDC) > 4
0b101	Comparator 5.	When UInt(TRCIDR4.NUMCIDC) > 5 or UInt(TRCIDR4.NUMVMIDC) > 5
0b110	Comparator 6.	When UInt(TRCIDR4.NUMCIDC) > 6 or UInt(TRCIDR4.NUMVMIDC) > 6

0b111	Comparator 7.	When UInt(TRCIDR4.NUMCIDC) > 7 or UInt(TRCIDR4.NUMVMIDC)
		> 7

The width of this field is dependent on the maximum number of Context Identifier Comparators or Virtual Context Identifier Comparators implemented. Unimplemented bits are res0.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

### CONTEXTTYPE, bits [3:2] When TRCIDR4.NUMCIDC != 0b0000 or TRCIDR4.NUMVMIDC != 0b0000:

Controls whether the Address Comparator is dependent on a Context Identifier Comparator, a Virtual Context Identifier Comparator, or both comparisons.

CONTEXTTYPE	Meaning	Applies when
0600	The Address Comparator is not dependent on the Context Identifier Comparators or Virtual Context Identifier Comparators.	
0b01	The Address Comparator is dependent on the Context Identifier Comparator that TRCACATR <n>.CONTEXT specifies. The Address Comparator signals a match only if both the Context Identifier Comparator and the address comparison match.</n>	When TRCIDR4.NUMCIDC!= 0b0000

0b10	The Address Comparator is dependent on the Virtual Context Identifier Comparator that TRCACATR <n>.CONTEXT specifies. The Address Comparator signals a match only if both the Virtual Context Identifier</n>	When TRCIDR4.NUMVMIDC! = 0b0000
0b11	Virtual Context Identifier Comparator and the address comparison match. The Address Comparator is dependent on the Context Identifier Comparator and Virtual Context Identifier Comparator that TRCACATR <n>.CONTEXT specifies. The Address Comparator signals a match only if the Context</n>	When TRCIDR4.NUMCIDC!= 0b0000 and TRCIDR4.NUMVMIDC! = 0b0000
	Identifier Comparator, the Virtual Context Identifier Comparator, and address comparison all match.	

If  $\underline{\mathsf{TRCIDR4}}$ . NUMCIDC == 0b0000, then bit [2] is res0.

If TRCIDR4.NUMVMIDC == 0b0000, then bit [3] is res0.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### Bits [1:0]

Reserved, res0.

### Accessing TRCACATR<n>

Must be programmed if any of the following are true:

- $\underline{\text{TRCBBCTLR}}$ .RANGE[n/2] == 1.
- TRCRSCTLR<a>.GROUP == 0b0100 and TRCRSCTLR<a>.SAC[n] == 1.

- TRCRSCTLR<a>.GROUP == 0b0101 and TRCRSCTLR<a>.ARC[n/2] == 1.
- TRCVIIECTLR.EXCLUDE[n/2] == 1.
- $\underline{\text{TRCVIIECTLR}}$ .INCLUDE[n/2] == 1.
- TRCVISSCTLR.START[n] == 1.
- $\underline{TRCVISSCTLR}.STOP[n] == 1.$
- TRCSSCCR<>.ARC[n/2] == 1.
- TRCSSCCR<>.SAC[n] == 1.
- TRCQCTLR.RANGE[n/2] == 1.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

Accesses to this register use the following encodings in the System register encoding space:

### MRS <Xt>, TRCACATR<m>; Where m = 0-15

op0	op1	CRn	CRm	op2
0b10	0b001	0b0010	m[2:0]:0b0	0b01:m[3]

```
integer m = UInt(op2<0>:CRm<3:1>);
if m >= NUM_TRACE_ADDRESS_COMPARATOR_PAIRS * 2 then
    UNDEFINED;
elsif PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGRTR_EL2.TRC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCACATR[m];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
        UNDEFINED;
```

### MSR TRCACATR<m>, <Xt>; Where m = 0-15

op0	op1	CRn	CRm	op2
0b10	0b001	0b0010	m[2:0]:0b0	0b01:m[3]

```
integer m = UInt(op2<0>:CRm<3:1>);
if m >= NUM TRACE ADDRESS COMPARATOR PAIRS * 2 then
    UNDEFINED;
elsif PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGWTR_EL2.TRC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCACATR[m] = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
```

```
elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
else
        TRCACATR[m] = X[t, 64];
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
else
    TRCACATR[m] = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.