lex by	Sh
coding	<u>Pseu</u>

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

## MOV

Move logical bitmask immediate to vector (unpredicated)

Unconditionally broadcast the logical bitmask immediate into each element of the destination vector. This instruction is unpredicated. The immediate is a 64-bit value consisting of a single run of ones or zeros repeating every 2, 4, 8, 16, 32 or 64 bits.

This is an alias of **DUPM**. This means:

- The encodings in this description are named to match the encodings of DUPM.
- The description of <u>DUPM</u> gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

31 30 29 28 27 26 25 24	23 22 21 20 19 18	3 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0
0 0 0 0 0 1 0 1	1 1 0 0 0 0	imm13	Zd

is equivalent to

and is the preferred disassembly when SVEMoveMaskPreferred(imm13).

## **Assembler Symbols**

<Zd>

Is the name of the destination scalable vector register, encoded in the "Zd" field.

<T>

Is the size specifier, encoded in "imm13<12>:imm13<5:0>":

imm13<12>	imm13<5:0>	<t></t>
0	0xxxxx	S
0	10xxxx	Н
0	110xxx	В
0	1110xx	В
0	11110x	В
0	111110	RESERVED
0	111111	RESERVED
1	XXXXXX	D

<const>

Is a 64, 32, 16 or 8-bit bitmask consisting of replicated 2, 4, 8, 16, 32 or 64 bit fields, each field containing a rotated run of non-zero bits, encoded in the "imm13" field.

## **Operation**

The description of <u>DUPM</u> gives the operational pseudocode for this instruction.

## **Operational information**

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then if PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

 $Internal\ version\ only:\ is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu