External

Registers

HDFGRTR_EL2, Hypervisor Debug Fine-Grained Read Trap Register

The HDFGRTR EL2 characteristics are:

Purpose

Provides controls for traps of MRS and MRC reads of debug, trace, PMU, and Statistical Profiling System registers.

Configuration

This register is present only when FEAT_FGT is implemented. Otherwise, direct accesses to HDFGRTR_EL2 are undefined.

Attributes

HDFGRTR EL2 is a 64-bit register.

Field descriptions

63	62	61	60	59	58	57
PMBIDR_EL1	nPMSNEVFR_EL1	nBRBDATA	nBRBCTL	nBRBIDR	PMCEIDn_EL0	PMUSERENR_ELO
PMSIRR_EL1	PMSIDR_EL1	PMSICR_EL1	PMSFCR_EL1	PMSEVFR_EL1	PMSCR_EL1	PMBSR_EL1
31	30	29	28	27	26	25

PMBIDR_EL1, bit [63] When FEAT_SPE is implemented:

Trap MRS reads of **PMBIDR EL1** at EL1 using AArch64 to EL2.

PMBIDR_EL1	Meaning
0b0	MRS reads of
	PMBIDR_EL1 are not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or
	SCR_EL3.FGTEn == 1, then MRS reads of
	PMBIDR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nPMSNEVFR_EL1, bit [62] When FEAT_SPEv1p2 is implemented:

Trap MRS reads of PMSNEVFR_EL1 at EL1 using AArch64 to EL2.

nPMSNEVFR_EL1	Meaning
0b0	If EL2 is
	implemented and
	enabled in the
	current Security
	state, and either
	EL3 is not
	implemented or
	SCR_EL3.FGTEn
	== 1, then MRS
	reads of
	<u>PMSNEVFR_EL1</u> at
	EL1 using AArch64
	are trapped to EL2
	and reported with
	EC syndrome value
	0×18 , unless the
	read generates a
	higher priority
	exception.

0b1	MRS reads of
	PMSNEVFR EL1
	are not trapped by
	this mechanism.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nBRBDATA, bit [61] When FEAT_BRBE is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- BRBINF<n> EL1.
- <u>BRBINFINJ ĒL1</u>.
- BRBSRC<n> EL1.
- BRBSRCINJ ĒL1.
- BRBTGT<n> EL1.
- BRBTGTINJ ĒL1.
- BRBTS_EL1.

nBRBDATA	Meaning
0b0	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or
	$\frac{SCR_EL3}{SCR_EL3}.FGTEn == 1,$ then MRS reads at EL1
	using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value 0x18,
	unless the read generates a higher priority exception.
0b1	MRS reads of the System registers listed above are not trapped by this mechanism.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nBRBCTL, bit [60] When FEAT BRBE is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- BRBCR EL1.
- BRBFCR EL1.

DDDCTI	3.4 ·
nBRBCTL	Meaning
0b0	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1, then
	MRS reads at EL1 using
	AArch64 of any of the
	System registers listed
	above are trapped to EL2
	and reported with EC
	syndrome value 0x18,
	unless the read generates a
	higher priority exception.
0b1	MRS reads of the System
	registers listed above are
	not trapped by this
	mechanism.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nBRBIDR, bit [59] When FEAT BRBE is implemented:

Trap MRS reads of BRBIDRO EL1 at EL1 using AArch64 to EL2.

nBRBIDR	Meaning
0b0	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR EL3.FGTEn == 1, then
	MRS reads of <u>BRBIDR0_EL1</u>
	at EL1 using AArch64 are
	trapped to EL2 and reported
	with EC syndrome value
	0x18, unless the read
	generates a higher priority
	exception.
0b1	MRS reads of BRBIDRO_EL1
	are not trapped by this
	mechanism.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMCEIDn_EL0, bit [58] When FEAT_PMUv3 is implemented:

Trap MRS reads of PMCEID<n>_EL0 at EL1 and EL0 using AArch64 and MRC reads of PMCEID<n> at EL0 using AArch32 when EL1 is using AArch64 to EL2.

PMCEIDn_EL0	Meaning
0b0	MRS reads of
	PMCEID <n>_EL0 at</n>
	EL1 and EL0 using
	AArch64 and MRC reads
	of PMCEID <n> at EL0</n>
	using AArch32 are not
	trapped by this
	mechanism.

0b1

If EL2 is implemented and enabled in the current Security state, HCR_EL2.{E2H, TGE}!= {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then, unless the read generates a higher priority exception:

- MRS reads of PMCEID<n>_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18.
- MRC reads of PMCEID<n> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value 0x03.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMUSERENR_ELO, bit [57] When FEAT_PMUv3 is implemented:

Trap MRS reads of <u>PMUSERENR_EL0</u> at EL1 and EL0 using AArch64 and MRC reads of <u>PMUSERENR</u> at EL0 using AArch32 when EL1 is using AArch64 to EL2.

PMUSERENR ELO	Meaning
---------------	---------

MRS reads of 0b0 PMUSERENR EL0 at EL1 and EL0 using AArch64 and MRC reads of **PMUSERENR** at EL0 using AArch32 are not trapped by this mechanism. If EL2 is implemented 0b1 and enabled in the current Security state, HCR EL2. {E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or SCR EL3.FGTEn == 1, then, unless the read generates a higher priority exception:

- MRS reads of PMUSERENR_ELO at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18.
- MRC reads of
 PMUSERENR at
 EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value 0x03.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRBTRG_EL1, bit [56] When FEAT_TRBE is implemented:

Trap MRS reads of TRBTRG EL1 at EL1 using AArch64 to EL2.

TRBTRG_EL1	Meaning
0b0	MRS reads of
	TRBTRG_EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	\underline{SCR} $\underline{EL3}$.FGTEn == 1,
	then MRS reads of
	TRBTRG_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRBSR_EL1, bit [55] When FEAT_TRBE is implemented:

Trap MRS reads of TRBSR_EL1 at EL1 using AArch64 to EL2.

TRBSR_EL1	Meaning
0b0	MRS reads of TRBSR_EL1
	are not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads of TRBSR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.
-----	------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRBPTR_EL1, bit [54] When FEAT_TRBE is implemented:

Trap MRS reads of $\overline{\text{TRBPTR}_\text{EL1}}$ at EL1 using AArch64 to EL2.

TRBPTR_EL1	Meaning
0b0	MRS reads of
	TRBPTR_EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR_EL3}.FGTEn == 1,$
	then MRS reads of
	TRBPTR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRBMAR_EL1, bit [53] When FEAT_TRBE is implemented:

Trap MRS reads of TRBMAR EL1 at EL1 using AArch64 to EL2.

TRBMAR_EL1	Meaning
0b0	MRS reads of
	TRBMAR EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MRS reads of
	TRBMAR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRBLIMITR_EL1, bit [52] When FEAT TRBE is implemented:

Trap MRS reads of TRBLIMITR EL1 at EL1 using AArch64 to EL2.

TRBLIMITR_EL1	Meaning
0b0	MRS reads of
	TRBLIMITR_EL1 are
	not trapped by this
	mechanism.
0b1	If EL2 is
	implemented and
	enabled in the
	current Security
	state, and either EL3 is not
	implemented or
	SCR EL3.FGTEn ==
	1, then MRS reads of
	TRBLIMITR EL1 at
	EL1 using AArch64
	are trapped to EL2
	and reported with
	EC syndrome value
	0x18, unless the
	read generates a
	higher priority
	exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRBIDR_EL1, bit [51] When FEAT_TRBE is implemented:

Trap MRS reads of TRBIDR_EL1 at EL1 using AArch64 to EL2.

TRBIDR_EL1	Meaning
0b0	MRS reads of
	TRBIDR EL1 are not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 . FGTEn == 1, then MRS reads of TRBIDR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18,
	-
	unless the read generates a higher
	priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRBBASER_EL1, bit [50] When FEAT_TRBE is implemented:

Trap MRS reads of TRBBASER_EL1 at EL1 using AArch64 to EL2.

TRBBASER_EL1	Meaning
0b0	MRS reads of
	TRBBASER EL1 are
	not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads of TRBBASER_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read
	generates a higher priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

Bit [49]

Reserved, res0.

TRCVICTLR, bit [48]

When FEAT_ETE is implemented or (FEAT_ETMv4 is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MRS reads of <u>TRCVICTLR</u> at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap ${\tt MRS}$ reads of ETM TRCVICTLR at EL1 using AArch64 to EL2.

TRCVICTLR	Meaning
0b0	MRS reads of TRCVICTLR
	are not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 . FGTEn == 1, then MRS reads of TRCVICTLR at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18,
	EL2 and reported with EC
	unless the read generates a higher priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRCSTATR, bit [47]

When FEAT_ETE is implemented or (FEAT_ETMv4 is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MRS reads of $\overline{\text{TRCSTATR}}$ at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap ${\tt MRS}$ reads of ETM TRCSTATR at EL1 using AArch64 to EL2.

TRCSTATR	Meaning
0b0	MRS reads of <u>TRCSTATR</u>
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1,
	then MRS reads of
	TRCSTATR at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the read generates
	a higher priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRCSSCSRn, bit [46]

When FEAT_ETE is implemented or (FEAT_ETMv4 is implemented, TRCSSCSR<n> are implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MRS reads of TRCSSCSR<n> at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap MRS reads of ETM TRCSSCSR<n> at EL1 using AArch64 to EL2.

TRCSSCSRn	Meaning
0b0	MRS reads of
	TRCSSCSR <n> are not</n>
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MRS reads of
	TRCSSCSR <n> at EL1</n>
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read generates
	a higher priority
	exception.

If Single-shot Comparator n is not implementented, a read of $\underline{TRCSSCSR}$ is undefined.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRCSEQSTR, bit [45]

When FEAT_ETE is implemented or (FEAT_ETMv4 is implemented, TRCSEQSTR is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MRS reads of <u>TRCSEQSTR</u> at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap MRS reads of ETM TRCSEQSTR at EL1 using AArch64 to EL2.

TRCSEQSTR	Meaning
0b0	MRS reads of
	TRCSEQSTR are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MRS reads of
	TRCSEQSTR at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRCPRGCTLR, bit [44]

When FEAT_ETE is implemented or (FEAT_ETMv4 is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MRS reads of <u>TRCPRGCTLR</u> at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap MRS reads of ETM TRCPRGCTLR at EL1 using AArch64 to EL2.

TRCPRGCTLR	Meaning
0b0	MRS reads of
	TRCPRGCTLR are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	SCR_EL3.FGTEn == 1,
	then MRS reads of
	TRCPRGCTLR at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRCOSLSR, bit [43]

When FEAT_ETE is implemented or (FEAT_ETMv4 is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MRS reads of <u>TRCOSLSR</u> at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap MRS reads of ETM TRCOSLSR at EL1 using AArch64 to EL2.

TRCOSLSR	Meaning
0b0	MRS reads of TRCOSLSR
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MRS reads of
	TRCOSLSR at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the read generates
	a higher priority
	exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

Bit [42]

Reserved, res0.

TRCIMSPECn, bit [41]

When FEAT_ETE is implemented or (FEAT_ETMv4 is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MRS reads of <u>TRCIMSPEC<n></u> at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap MRS reads of ETM TRCIMSPEC<n> at EL1 using AArch64 to EL2.

TRCIMSPECn	Meaning
0b0	MRS reads of
	TRCIMSPEC <n> are</n>
	not trapped by this
	mechanism.

If EL2 is implemented 0b1 and enabled in the current Security state, and either EL3 is not implemented or SCR EL3.FGTEn == 1, then MRS reads of TRCIMSPEC<n> at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.

TRCIMSPEC<1-7> are optional. If <u>TRCIMSPEC<n></u> is not implemented, a read of <u>TRCIMSPEC<n></u> is undefined.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRCID. bit [40]

When FEAT_ETE is implemented or (FEAT_ETMv4 is implemented and System register access to the trace unit registers is implemented):

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- In an Armv9 implementation:
 - TRCDEVARCH.
 - TRCDEVID.
 - All of the TRCIDR<n> registers.
- In an Armv8 implementation:
 - ETM TRCDEVARCH.
 - ETM TRCDEVID.
 - All of the ETM TRCIDR<n> registers.

TRCID	Meaning
0b0	MRS reads of the System
	registers listed above are not
	trapped by this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 . FGTEn == 1, then MRS reads at EL1 using AArch64 of any of the System
	registers listed above are trapped to EL2 and reported with EC syndrome value 0x18,
	unless the read generates a higher priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

Bits [39:38]

Reserved, res0.

TRCCNTVRn, bit [37]

When FEAT_ETE is implemented or (FEAT_ETMv4 is implemented, TRCCNTVR<n> are implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MRS reads of $\overline{\text{TRCCNTVR} < n >}$ at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap MRS reads of ETM TRCCNTVR<n> at EL1 using AArch64 to EL2.

TRCCNTVRn	Meaning
0b0	MRS reads of
	TRCCNTVR <n> are not</n>
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state,
	and either EL3 is not
	implemented or
	$\underline{\text{SCR}}\underline{\text{EL3}}.\text{FGTEn} == 1,$
	then MRS reads of
	TRCCNTVR <n> at EL1</n>
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0×18,
	unless the read
	generates a higher
	priority exception.

If Counter n is not implemented, a read of $\underline{TRCCNTVR < n >}$ is undefined.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRCCLAIM, bit [36]

When FEAT_ETE is implemented or (FEAT_ETMv4 is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MRS reads of <u>TRCCLAIMCLR</u> and <u>TRCCLAIMSET</u> at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap MRS reads of ETM TRCCLAIMCLR and ETM TRCCLAIMSET at EL1 using AArch64 to EL2.

TRCCLAIM	Meaning
0b0	MRS reads of the System
	registers listed above are
	not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.
-----	-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRCAUXCTLR, bit [35]

When FEAT_ETE is implemented or (FEAT_ETMv4 is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MRS reads of $\overline{\text{TRCAUXCTLR}}$ at EL1 using AArch64 to EL2.

In an Armv8 implementation, trap ${\tt MRS}$ reads of ETM TRCAUXCTLR at EL1 using AArch64 to EL2.

TRCAUXCTLR	Meaning
0b0	MRS reads of
	TRCAUXCTLR are not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 . FGTEn == 1, then MRS reads of TRCAUXCTLR at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRCAUTHSTATUS, bit [34]

When FEAT_ETE is implemented or (FEAT_ETMv4 is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MRS reads of <u>TRCAUTHSTATUS</u> at EL1 using AArch64 to EL2.

TRCAUTHSTATUS	Meaning
0b0	MRS reads of
	TRCAUTHSTATUS
	are not trapped by
	this mechanism.

If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads of TRCAUTHSTATUS at EL1 using AArch64 are trapped to EL2 and reported with EC

AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TRC, bit [33]

When FEAT_ETE is implemented or (FEAT_ETMv4 is implemented and System register access to the trace unit registers is implemented):

In an Armv9 implementation, trap MRS reads of the following registers at EL1 using AArch64 to EL2:

- TRCACATR<n>.
- TRCACVR<n>.
- TRCBBCTLR.
- TRCCCCTLR.
- TRCCIDCCTLR0.
- TRCCIDCCTLR1.
- TRCCIDCVR<n>.
- TRCCNTCTLR<n>.
- TRCCNTRLDVR<n>.
- TRCCONFIGR.
- TRCEVENTCTLOR.
- TRCEVENTCTL1R.
- TRCEXTINSELR<n>.

- TRCOCTLR.
- TRCRSCTLR<n>.
- TRCRSR.
- TRCSEQEVR<n>.
- TRCSEQRSTEVR.
- TRCSSCCR<n>.
- TRCSSPCICR<n>.
- TRCSTALLCTLR.
- TRCSYNCPR.
- TRCTRACEIDR.
- TRCTSCTLR.
- TRCVIIECTLR.
- TRCVIPCSSCTLR.
- TRCVISSCTLR.
- TRCVMIDCCTLR0.
- TRCVMIDCCTLR1.
- TRCVMIDCVR<n>.

In an Armv8 implementation, trap MRS reads of the following registers at EL1 using AArch64 to EL2:

- ETM TRCACATR<n>.
- ETM TRCACVR<n>.
- ETM TRCBBCTLR.
- ETM TRCCCCTLR.
- ETM TRCCIDCCTLR0.
- ETM TRCCIDCCTLR1.
- ETM TRCCIDCVR<n>.
- ETM TRCCNTCTLR<n>.
- ETM TRCCNTRLDVR<n>.
- ETM TRCCONFIGR.
- ETM TRCEVENTCTLOR.
- ETM TRCEVENTCTL1R.
- ETM TRCEXTINSELR.
- ETM TRCQCTLR.
- ETM TRCRSCTLR<n>.
- ETM TRCSEQEVR<n>.
- ETM TRCSEQRSTEVR.
- ETM TRCSSCCR<n>.
- ETM TRCSSPCICR<n>.
- ETM TRCSTALLCTLR.
- ETM TRCSYNCPR.
- ETM TRCTRACEIDR.
- ETM TRCTSCTLR.
- ETM TRCVIIECTLR.
- ETM TRCVIPCSSCTLR.
- ETM TRCVISSCTLR.
- ETM TRCVMIDCCTLR0.
- ETM TRCVMIDCCTLR1.
- ETM TRCVMIDCVR<n>.

TRC Meaning

0b0	MRS reads of the System registers
	listed above are not trapped by
	this mechanism.
0b1	If EL2 is implemented and
	enabled in the current Security
	state, and either EL3 is not
	implemented or <u>SCR_EL3</u> .FGTEn
	== 1, then MRS reads at EL1 using
	AArch64 of any of the System
	registers listed above are trapped
	to EL2 and reported with EC
	syndrome value 0x18, unless the
	read generates a higher priority
	exception.
	*

A read of an unimplemented register is undefined.

TRCEXTINSELR<n> and TRCRSR are only implemented if FEAT ETE is implemented.

TRCEXTINSELR is only implemented if FEAT_ETE is not implemented and FEAT_ETMv4 is implemented.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMSLATFR_EL1, bit [32] When FEAT_SPE is implemented:

Trap MRS reads of **PMSLATFR EL1** at EL1 using AArch64 to EL2.

PMSLATFR_EL1	Meaning
0b0	MRS reads of
	PMSLATFR EL1 are
	not trapped by this
	mechanism.

priority exception.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMSIRR_EL1, bit [31] When FEAT_SPE is implemented:

Trap MRS reads of PMSIRR EL1 at EL1 using AArch64 to EL2.

PMSIRR_EL1	Meaning
0b0	MRS reads of
	PMSIRR EL1 are not
	trapped by this
	mechanism.

0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	SCR EL3.FGTEn == 1,
	then MRS reads of
	PMSIRR EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMSIDR_EL1, bit [30] When FEAT_SPE is implemented:

Trap MRS reads of PMSIDR EL1 at EL1 using AArch64 to EL2.

PMSIDR_EL1	Meaning
0b0	MRS reads of
	PMSIDR_EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	\underline{SCR} $\underline{EL3}$.FGTEn == 1,
	then MRS reads of
	PMSIDR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMSICR_EL1, bit [29] When FEAT_SPE is implemented:

Trap MRS reads of PMSICR_EL1 at EL1 using AArch64 to EL2.

PMSICR_EL1	Meaning
0d0	MRS reads of
	PMSICR_EL1 are not
	trapped by this
	mechanism.

0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	SCR_{EL3} .FGTEn == 1,
	then MRS reads of
	PMSICR EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMSFCR_EL1, bit [28] When FEAT_SPE is implemented:

Trap MRS reads of PMSFCR_EL1 at EL1 using AArch64 to EL2.

PMSFCR_EL1	Meaning
0b0	MRS reads of
	PMSFCR_EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{\underline{SCR}}\underline{EL3}.FGTEn == 1,$
	then MRS reads of
	PMSFCR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0×18,
	unless the read
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMSEVFR_EL1, bit [27] When FEAT_SPE is implemented:

Trap MRS reads of PMSEVFR_EL1 at EL1 using AArch64 to EL2.

PMSEVFR_EL1	Meaning
0b0	MRS reads of
	PMSEVFR EL1 are
	not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state,
	and either EL3 is not
	implemented or
	SCR EL3.FGTEn ==
	1, then MRS reads of
	PMSEVFR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMSCR_EL1, bit [26] When FEAT_SPE is implemented:

Trap MRS reads of PMSCR_EL1 at EL1 using AArch64 to EL2.

PMSCR_EL1	Meaning
0b0	MRS reads of PMSCR_EL1
	are not trapped by this mechanism.
0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 . FGTEn == 1, then MRS reads of PMSCR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18,
	unless the read generates a higher priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMBSR_EL1, bit [25] When FEAT SPE is implemented:

Trap MRS reads of PMBSR EL1 at EL1 using AArch64 to EL2.

PMBSR_EL1	Meaning
0b0	MRS reads of PMBSR_EL1
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MRS reads of
	PMBSR_EL1 at EL1 using
	AArch $6\overline{4}$ are trapped to
	EL2 and reported with
	EC syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMBPTR_EL1, bit [24] When FEAT_SPE is implemented:

Trap MRS reads of PMBPTR_EL1 at EL1 using AArch64 to EL2.

PMBPTR_EL1	Meaning	

0b0	MRS reads of
	PMBPTR EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MRS reads of
	PMBPTR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMBLIMITR_EL1, bit [23] When FEAT_SPE is implemented:

Trap MRS reads of **PMBLIMITR EL1** at EL1 using AArch64 to EL2.

PMBLIMITR_EL1	Meaning
0b0	MRS reads of
	PMBLIMITR EL1
	are not trapped by
	this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads of PMBLIMITR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMMIR_EL1, bit [22] When FEAT_PMUv3 is implemented:

Trap MRS reads of PMMIR_EL1 at EL1 using AArch64 to EL2.

PMMIR_EL1	Meaning
0b0	MRS reads of PMMIR_EL1
	are not trapped by this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads of PMMIR_EL1 at EL1 using AArch64 are trapped to EL2 and
	reported with EC syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

Bits [21:20]

Reserved, res0.

PMSELR_ELO, bit [19] When FEAT_PMUv3 is implemented:

Trap MRS reads of <u>PMSELR_EL0</u> at EL1 and EL0 using AArch64 and MRC reads of <u>PMSELR</u> at EL0 using AArch32 when EL1 is using AArch64 to EL2.

PMSELR_EL0	Meaning
0d0	MRS reads of
	PMSELR_EL0 at EL1
	and EL0 using AArch64
	and MRC reads of
	PMSELR at EL0 using
	AArch32 are not
	trapped by this
	mechanism.

0b1

If EL2 is implemented and enabled in the current Security state, HCR_EL2.{E2H, TGE}! = {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then, unless the read generates a higher priority exception:

- MRS reads of
 PMSELR_EL0 at
 EL1 and EL0 using
 AArch64 are
 trapped to EL2 and
 reported with EC
 syndrome value
 0x18.
- MRC reads of
 PMSELR at EL0
 using AArch32 are
 trapped to EL2 and
 reported with EC
 syndrome value
 0x03.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMOVS, bit [18] When FEAT_PMUv3 is implemented:

Trap MRS reads and MRC reads of multiple System registers.

Enables a trap to EL2 the following operations:

- At EL1 and EL0 using AArch64: MRS reads of <u>PMOVSCLR_EL0</u> and <u>PMOVSSET_EL0</u>.
- At EL0 using AArch32 when EL1 is using AArch64: MRC reads of PMOVSR and PMOVSSET.

PMOVS	Meaning
0d0	The operations listed above are not trapped by this
0b1	mechanism. If EL2 is implemented and enabled in the current Security state, HCR_EL2. {E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then, unless the read generates a
	 MRS reads at EL1 and EL0 using AArch64 of PMOVSCLR_EL0 and PMOVSSET_EL0 are trapped to EL2 and reported with EC syndrome value 0x18. MRC reads at EL0 using AArch32 of PMOVSR and PMOVSSET are trapped to EL2 and reported with EC syndrome value 0x03.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMINTEN, bit [17] When FEAT_PMUv3 is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- <u>PMINTENCLR EL1</u>.
- PMINTENSET_EL1.

PMINTEN	Meaning	
---------	---------	--

0b0	MRS reads of the System
	registers listed above are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1,
	then MRS reads at EL1 using
	AArch64 of any of the
	System registers listed
	above are trapped to EL2
	and reported with EC
	syndrome value 0x18,
	unless the read generates a
	higher priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMCNTEN, bit [16] When FEAT_PMUv3 is implemented:

Trap MRS reads and MRC reads of multiple System registers.

Enables a trap to EL2 the following operations:

- At EL1 and EL0 using AArch64: MRS reads of PMCNTENCLR_EL0 and PMCNTENSET EL0.
- At EL0 using AArch32 when EL1 is using AArch64: MRC reads of PMCNTENCLR and PMCNTENSET.

PMCNTEN	Meaning
0b0	The operations listed above
	are not trapped by this
	mechanism.

0b1

If EL2 is implemented and enabled in the current Security state, HCR_EL2. {E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then, unless the read generates a higher priority exception:

- MRS reads at EL1 and EL0 using AArch64 of <u>PMCNTENCLR_EL0</u> and <u>PMCNTENSET_EL0</u> are trapped to EL2 and reported with EC syndrome value 0x18.
- MRC reads at EL0 using AArch32 of <u>PMCNTENCLR</u> and <u>PMCNTENSET</u> are trapped to EL2 and reported with EC syndrome value 0x03.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMCCNTR_ELO, bit [15] When FEAT PMUv3 is implemented:

Trap MRS reads of PMCCNTR_EL0 at EL1 and EL0 using AArch64 and MRC and MRC reads of PMCCNTR at EL0 using AArch32 when EL1 is using AArch64 to EL2.

PMCCNTR_ELO Meaning

MRS reads of 0b0 PMCCNTR EL0 at EL1 and EL0 using AArch64 and MRC and MRRC reads of **PMCCNTR** at EL0 using AArch32 are not trapped by this mechanism. If EL2 is implemented 0b1 and enabled in the current Security state, HCR EL2.{E2H, TGE} $!=\{1, 1\}, EL1 is$ using AArch64, and either EL3 is not implemented or SCR EL3.FGTEn == 1, then, unless the read generates a higher priority exception:

- MRS reads of PMCCNTR EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18.
- MRC and MRRC reads of PMCCNTR at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value 0x03 (for MRC) or 0×04 (for MRRC).

PMCCNTR ELO is indirectly accessed when PMCR ELO.C is set to 0b1.

Setting this field to 1 has no effect on accesses to **PMCCNTR ELO** using **PMCR EL0**.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMCCFILTR_EL0, bit [14] When FEAT_PMUv3 is implemented:

Trap MRS reads of <u>PMCCFILTR_EL0</u> at EL1 and EL0 using AArch64 and MRC reads of <u>PMCCFILTR</u> at EL0 using AArch32 when EL1 is using AArch64 to EL2.

PMCCFILTR_EL0	Meaning
0b0	MRS reads of
	PMCCFILTR_EL0 at
	EL1 and EL0 using
	AArch64 and MRC reads
	of <u>PMCCFILTR</u> at EL0
	using AArch32 are not
	trapped by this
	mechanism.

0b1

If EL2 is implemented and enabled in the current Security state, HCR_EL2.{E2H, TGE}! = {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then, unless the read generates a higher priority exception:

- MRS reads of PMCCFILTR_ELO at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18.
- MRC reads of PMCCFILTR at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value 0x03.

<u>PMCCFILTR_EL0</u> can also be accessed in AArch64 state using <u>PMXEVTYPER_EL0</u> when <u>PMSELR_EL0</u>.SEL == 31, and <u>PMCCFILTR</u> can also be accessed in AArch32 state using <u>PMXEVTYPER</u> when <u>PMSELR.SEL</u> == 31.

Setting this field to 1 has no effect on accesses to PMXEVTYPER_EL0 and PMXEVTYPER, regardless of the value of PMSELR EL0. SEL or PMSELR. SEL.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMEVTYPERn_EL0, bit [13] When FEAT_PMUv3 is implemented:

Trap MRS reads and MRC reads of multiple System registers.

Enables a trap to EL2 the following operations:

- At EL1 and EL0 using AArch64: MRS reads of PMEVTYPER<n> EL0 and PMXEVTYPER EL0.
- At EL0 using AArch32 when EL1 is using AArch64: MRC reads of PMEVTYPER<n> and PMXEVTYPER.

Meaning
The operations listed above
are not trapped by this
mechanism.
If EL2 is implemented and
enabled in the current
Security state, <u>HCR_EL2</u> .
$\{E2H, TGE\} != \{1, 1\}, EL1$
is using AArch64, and either
EL3 is not implemented or
$\underline{SCR_EL3}$.FGTEn == 1, then,
unless the read generates a
higher priority exception:
 MRS reads at EL1 and EL0 using AArch64 of PMEVTYPER<n>_EL0 and PMXEVTYPER_EL0 are trapped to EL2 and reported with EC syndrome value 0x18.</n> MRC reads at EL0 using AArch32 of PMEVTYPER<n> and PMXEVTYPER are trapped to EL2 and reported with EC syndrome value 0x03.</n>

Regardless of the value of this field, for each value n:

- If event counter n is not implemented, the following accesses are undefined:
 - In AArch64 state, a read of <u>PMEVTYPER<n>_EL0</u>, or, if n is not 31, a read of <u>PMXEVTYPER_EL0</u> when <u>PMSELR_EL0</u>.SEL == n.
 - In AArch32 state, a read of <u>PMEVTYPER<n></u>, or, if n is not 31, a read of <u>PMXEVTYPER</u> when <u>PMSELR</u>.SEL == n.

- If event counter n is implemented, n is greater-than-or-equal-to MDCR_EL2. HPMN, and EL2 is implemented and enabled in the current Security state, the following generate a Trap exception to EL2 from EL0 or EL1:
 - In AArch64 state, a read of <u>PMEVTYPER<n>_EL0</u>, or a read of <u>PMXEVTYPER_EL0</u> when <u>PMSELR_EL0</u>.SEL == n, reported with EC syndrome value 0x18.
 - In AArch32 state, a read of <u>PMEVTYPER<n></u>, or a read of <u>PMXEVTYPER</u> when <u>PMSELR</u>.SEL == n, reported with EC syndrome value 0x03.

See also HDFGRTR EL2.PMCCFILTR EL0.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

PMEVCNTRn_ELO, bit [12] When FEAT PMUv3 is implemented:

Trap MRS reads and MRC reads of multiple System registers.

Enables a trap to EL2 the following operations:

- At EL1 and EL0 using AArch64: MRS reads of <u>PMEVCNTR<n> EL0</u> and <u>PMXEVCNTR EL0</u>.
- At EL0 using AArch32 when EL1 is using AArch64: MRC reads of PMEVCNTR<n> and PMXEVCNTR.

PMEVCNTRn_EL0	Meaning
0b0	The operations listed above
	are not trapped by this
	mechanism.

If EL2 is implemented and enabled in the current Security state, HCR_EL2. {E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or SCR_EL3. FGTEn == 1, then, unless the read generates a higher priority exception:

- MRS reads at EL1 and EL0 using AArch64 of PMEVCNTR<n> EL0 and PMXEVCNTR EL0 are trapped to EL2 and reported with EC syndrome value 0x18.
- MRC reads at EL0 using AArch32 of <u>PMEVCNTR<n></u> and <u>PMXEVCNTR</u> are trapped to EL2 and reported with EC syndrome value 0x03.

Regardless of the value of this field, for each value n:

- If event counter n is not implemented, the following accesses are undefined:
 - In AArch64 state, a read of <a href="mailto:PMEVCNTR<n>_EL0">PMEVCNTR<n>_EL0, or a read of PMXEVCNTR EL0 when PMSELR EL0.SEL == n.
 - In AArch32 state, a read of <u>PMEVCNTR<n></u>, or a read of <u>PMXEVCNTR</u> when <u>PMSELR.SEL</u> == n.
- If event counter n is implemented, n is greater-than-or-equal-to MDCR_EL2.HPMN, and EL2 is implemented and enabled in the current Security state, the following generate a Trap exception to EL2 from EL0 or EL1:
 - In AArch64 state, a read of <u>PMEVCNTR<n>_EL0</u>, or a read of <u>PMXEVCNTR_EL0</u> when <u>PMSELR_EL0</u>.SEL == n, reported with EC syndrome value 0x18.
 - In AArch32 state, a read of <u>PMEVCNTR<n></u>, or a read of <u>PMXEVCNTR</u> when <u>PMSELR</u>.SEL == n, reported with EC syndrome value 0x03.

<u>PMEVCNTR<n>_EL0</u> is indirectly accessed when <u>PMCR_EL0</u>.P is set to 0b1.

Setting this field to 1 has no effect on accesses to <a href="PMEVCNTR<n>_EL0">PMEVCNTR<n>_EL0 using PMCR_EL0.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

OSDLR_EL1, bit [11] When FEAT DoubleLock is implemented:

Trap MRS reads of OSDLR EL1 at EL1 using AArch64 to EL2.

OSDLR_EL1	Meaning
0b0	MRS reads of OSDLR_EL1
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	\underline{SCR} EL3.FGTEn == 1,
	then MRS reads of
	OSDLR EL1 at EL1 using
	$AArch6\overline{4}$ are trapped to
	EL2 and reported with EC
	syndrome value 0×18,
	unless the read generates
	a higher priority
	exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

OSECCR_EL1, bit [10]

Trap MRS reads of OSECCR EL1 at EL1 using AArch64 to EL2.

0b0	MRS reads of
	OSECCR EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	SCR EL3.FGTEn == 1,
	then MRS reads of
	OSECCR EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0×18,
	unless the read
	generates a higher
	priority exception.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

OSLSR_EL1, bit [9]

Trap MRS reads of OSLSR_EL1 at EL1 using AArch64 to EL2.

OSLSR_EL1	Meaning
0b0	MRS reads of OSLSR_EL1
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR EL3.FGTEn == 1,
	then MRS reads of
	OSLSR_EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the read generates
	a higher priority
	exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Bit [8]

Reserved, res0.

DBGPRCR EL1, bit [7]

Trap MRS reads of DBGPRCR EL1 at EL1 using AArch64 to EL2.

DBGPRCR_EL1	Meaning
0b0	MRS reads of
	DBGPRCR EL1 are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	SCR_EL3.FGTEn ==
	1, then MRS reads of
	<u>DBGPRCR_EL1</u> at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

DBGAUTHSTATUS_EL1, bit [6]

Trap MRS reads of $\underline{DBGAUTHSTATUS_EL1}$ at EL1 using AArch64 to EL2.

DBGAUTHSTATUS_EL1	Meaning
0b0	MRS reads of
	DBGAUTHSTATUS_EL1 are not trapped by this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 .FGTEn == 1, then MRS reads of
	at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18,
	unless the read generates a higher priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

DBGCLAIM, bit [5]

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- <u>DBGCLAIMCLR_EL1</u>.
- DBGCLAIMSET EL1.

DBGCLAIM	Meaning
0b0	MRS reads of the System
	registers listed above are not trapped by this mechanism.
0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value 0×18, unless the read generates a higher priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

MDSCR_EL1, bit [4]

Trap MRS reads of MDSCR EL1 at EL1 using AArch64 to EL2.

MDSCR_EL1	Meaning
0b0	MRS reads of
	MDSCR EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MRS reads of
	MDSCR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

DBGWVRn_EL1, bit [3]

Trap MRS reads of <a href="mailto:DBGWVR<n>_EL1">EL1 at EL1 using AArch64 to EL2.

DBGWVRn_EL1	Meaning
0b0	MRS reads of
	DBGWVR <n> EL1</n>
	are not trapped by
	this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 . FGTEn == 1, then MRS reads of
	DBGWVR <n>_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18,</n>
	unless the read generates a higher priority exception.

If watchpoint n is not implemented, a read of $\underline{DBGWVR < n > _EL1}$ is undefined.

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

DBGWCRn_EL1, bit [2]

Trap MRS reads of <a href="mailto:DBGWCR<n>_EL1">DBGWCR<n>_EL1 at EL1 using AArch64 to EL2.

DBGWCRn_EL1	Meaning
0b0	MRS reads of
	DBGWCR <n> EL1</n>
	are not trapped by
	this mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security
	state, and either EL3
	is not implemented or
	SCR_EL3.FGTEn ==
	1, then MRS reads of
	<pre>DBGWCR<n>_EL1 at</n></pre>
	EL1 using AArch64
	are trapped to EL2
	and reported with EC
	syndrome value 0×18,
	unless the read
	generates a higher
	priority exception.

If watchpoint n is not implemented, a read of $\underline{DBGWCR < n > \underline{EL1}}$ is undefined.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

DBGBVRn_EL1, bit [1]

Trap MRS reads of <a href="mailto:DBGBVR<n>_EL1">DBGBVR<n>_EL1 at EL1 using AArch64 to EL2.

DBGBVRn_EL1	Meaning
0b0	MRS reads of
	<pre>DBGBVR<n>_EL1 are</n></pre>
	not trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	SCR_EL3.FGTEn ==
	1, then MRS reads of
	<pre>DBGBVR<n>_EL1 at</n></pre>
	EL1 using AArch64
	are trapped to EL2
	and reported with EC
	syndrome value 0×18,
	unless the read
	generates a higher
	priority exception.

If breakpoint n is not implemented, a read of <a href="DBGBVR<n>_EL1">DBGBVR<n>_EL1 is undefined.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

DBGBCRn_EL1, bit [0]

Trap MRS reads of <a href="mailto:DBGBCR<n>_EL1">EL1 at EL1 using AArch64 to EL2.

DBGBCRn_EL1	Meaning
0b0	MRS reads of
	DBGBCR <n> EL1 are</n>
	not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	\underline{SCR} $\underline{EL3}$.FGTEn ==
	1, then MRS reads of
	DBGBCR <n> EL1 at</n>
	EL1 using AArch64
	are trapped to EL2
	and reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

If breakpoint n is not implemented, a read of <a href="DBGBCR<n>_EL1">DBGBCR<n>_EL1 is undefined.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Accessing HDFGRTR_EL2

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, HDFGRTR_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0011	0b0001	0b100

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        X[t, 64] = NVMem[0x1D0];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.FGTEn == '0' then
        UNDEFINED;
elsif HaveEL(EL3) && SCR_EL3.FGTEn == '0' then
```

MSR HDFGRTR EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0011	0b0001	0b100

```
if PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.<NV2, NV> == '11' then
        NVMem[0x1D0] = X[t, 64];
    elsif EL2Enabled() && HCR EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.FGTEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR_EL3.FGTEn == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        HDFGRTR\_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    HDFGRTR\_EL2 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.