# **TRCIT, Trace Instrumentation**

The TRCIT characteristics are:

### **Purpose**

Generates an instrumentation packet in the trace.

# **Configuration**

This instruction is present only when FEAT\_ITE is implemented. Otherwise, direct accesses to TRCIT are undefined.

#### **Attributes**

TRCIT is a 64-bit System instruction.

### Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

VALUE								
VALUE								
 01 20 20 27 26 25 24 22 22 21 20 10 10 17 16 15 14 12 12 11 10 0 0 7 6 5 4	7	) 1	$\overline{}$					

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### Bits [63:0]

Value to be included in the Instrumentation packet.

# **Executing TRCIT**

Accesses to this instruction use the following encodings in the System instruction encoding space:

# TRCIT <Xt>

op0	op1	CRn	CRm	op2	
0b01	0b011	0b0111	0b0010	0b111	

```
if PSTATE.EL == ELO then
    AArch64.TRCIT(X[t, 64]);
elsif PSTATE.EL == EL1 then
    AArch64.TRCIT(X[t, 64]);
```

```
elsif PSTATE.EL == EL2 then
    AArch64.TRCIT(X[t, 64]);
elsif PSTATE.EL == EL3 then
    AArch64.TRCIT(X[t, 64]);
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.