Sh

Pseu

A64 -- SVE Instructions (alphabetic order)

ABS: Absolute value (predicated).

<u>ADCLB</u>: Add with carry long (bottom).

ADCLT: Add with carry long (top).

ADD (immediate): Add immediate (unpredicated).

ADD (vectors, predicated): Add vectors (predicated).

ADD (vectors, unpredicated): Add vectors (unpredicated).

ADDHNB: Add narrow high part (bottom).

ADDHNT: Add narrow high part (top).

ADDP: Add pairwise.

ADDPL: Add multiple of predicate register size to scalar register.

ADDQV: Unsigned add reduction of quadword vector segments.

ADDVL: Add multiple of vector register size to scalar register.

ADR: Compute vector address.

AESD: AES single round decryption.

AESE: AES single round encryption.

AESIMC: AES inverse mix columns.

AESMC: AES mix columns.

AND (immediate): Bitwise AND with immediate (unpredicated).

AND (predicates): Bitwise AND predicates.

AND (vectors, predicated): Bitwise AND vectors (predicated).

AND (vectors, unpredicated): Bitwise AND vectors (unpredicated).

ANDQV: Bitwise AND reduction of quadword vector segments.

<u>ANDS</u>: Bitwise AND predicates, setting the condition flags.

ANDV: Bitwise AND reduction to scalar.

ASR (immediate, predicated): Arithmetic shift right by immediate (predicated).

ASR (immediate, unpredicated): Arithmetic shift right by immediate (unpredicated).

ASR (vectors): Arithmetic shift right by vector (predicated).

ASR (wide elements, predicated): Arithmetic shift right by 64-bit wide elements (predicated).

ASR (wide elements, unpredicated): Arithmetic shift right by 64-bit wide elements (unpredicated).

ASRD: Arithmetic shift right for divide by immediate (predicated).

ASRR: Reversed arithmetic shift right by vector (predicated).

BCAX: Bitwise clear and exclusive OR.

BDEP: Scatter lower bits into positions selected by bitmask.

BEXT: Gather lower bits from positions selected by bitmask.

BFADD (predicated): BFloat16 floating-point add vectors (predicated).

<u>BFADD (unpredicated)</u>: BFloat16 floating-point add vectors (unpredicated).

<u>BFCLAMP</u>: BFloat16 floating-point clamp to minimum/maximum number.

BFCVT: Floating-point down convert to BFloat16 format (predicated).

<u>BFCVTNT</u>: Floating-point down convert and narrow to BFloat16 (top, predicated).

<u>BFDOT (indexed)</u>: BFloat16 floating-point indexed dot product.

BFDOT (vectors): BFloat16 floating-point dot product.

BFMAX: BFloat16 floating-point maximum (predicated).

BFMAXNM: BFloat16 floating-point maximum number (predicated).

BFMIN: BFloat16 floating-point minimum (predicated).

BFMINNM: BFloat16 floating-point minimum number (predicated).

BFMLA (indexed): BFloat16 floating-point fused multiply-add vectors by indexed elements.

<u>BFMLA (vectors)</u>: BFloat16 floating-point fused multiply-add vectors.

<u>BFMLALB (indexed)</u>: BFloat16 floating-point multiply-add long to single-precision (bottom, indexed).

<u>BFMLALB (vectors)</u>: BFloat16 floating-point multiply-add long to single-precision (bottom).

<u>BFMLALT (indexed)</u>: BFloat16 floating-point multiply-add long to single-precision (top, indexed).

<u>BFMLALT (vectors)</u>: BFloat16 floating-point multiply-add long to single-precision (top).

<u>BFMLS (indexed)</u>: BFloat16 floating-point fused multiply-subtract vectors by indexed elements.

<u>BFMLS (vectors)</u>: BFloat16 floating-point fused multiply-subtract vectors.

<u>BFMLSLB (indexed)</u>: BFloat16 floating-point multiply-subtract long from single-precision (bottom, indexed).

<u>BFMLSLB (vectors)</u>: BFloat16 floating-point multiply-subtract long from single-precision (bottom).

<u>BFMLSLT (indexed)</u>: BFloat16 floating-point multiply-subtract long from single-precision (top, indexed).

<u>BFMLSLT (vectors)</u>: BFloat16 floating-point multiply-subtract long from single-precision (top).

<u>BFMMLA</u>: BFloat16 floating-point matrix multiply-accumulate into 2×2 matrices.

<u>BFMUL (indexed)</u>: BFloat16 floating-point multiply vectors by indexed elements.

<u>BFMUL (vectors, predicated)</u>: BFloat16 floating-point multiply vectors (predicated).

<u>BFMUL (vectors, unpredicated)</u>: BFloat16 floating-point multiply vectors (unpredicated).

<u>BFSUB (predicated)</u>: BFloat16 floating-point subtract vectors (predicated).

<u>BFSUB (unpredicated)</u>: BFloat16 floating-point subtract vectors (unpredicated).

BGRP: Group bits to right or left as selected by bitmask.

BIC (immediate): Bitwise clear bits using immediate (unpredicated): an alias of AND (immediate).

BIC (predicates): Bitwise clear predicates.

BIC (vectors, predicated): Bitwise clear vectors (predicated).

BIC (vectors, unpredicated): Bitwise clear vectors (unpredicated).

BICS: Bitwise clear predicates, setting the condition flags.

BRKA: Break after first true condition.

BRKAS: Break after first true condition, setting the condition flags.

BRKB: Break before first true condition.

BRKBS: Break before first true condition, setting the condition flags.

BRKN: Propagate break to next partition.

BRKNS: Propagate break to next partition, setting the condition flags.

BRKPA: Break after first true condition, propagating from previous partition.

BRKPAS: Break after first true condition, propagating from previous partition and setting the condition flags.

BRKPB: Break before first true condition, propagating from previous partition.

<u>BRKPBS</u>: Break before first true condition, propagating from previous partition and setting the condition flags.

BSL: Bitwise select.

BSL1N: Bitwise select with first input inverted.

BSL2N: Bitwise select with second input inverted.

CADD: Complex integer add with rotate.

CDOT (indexed): Complex integer dot product (indexed).

CDOT (vectors): Complex integer dot product.

<u>CLASTA (scalar)</u>: Conditionally extract element after last to general-purpose register.

<u>CLASTA (SIMD&FP scalar)</u>: Conditionally extract element after last to SIMD&FP scalar register.

<u>CLASTA (vectors)</u>: Conditionally extract element after last to vector register.

<u>CLASTB (scalar)</u>: Conditionally extract last element to general-purpose register.

<u>CLASTB (SIMD&FP scalar)</u>: Conditionally extract last element to SIMD&FP scalar register.

CLASTB (vectors): Conditionally extract last element to vector register.

<u>CLS</u>: Count leading sign bits (predicated).

<u>CLZ</u>: Count leading zero bits (predicated).

CMLA (indexed): Complex integer multiply-add with rotate (indexed).

<u>CMLA (vectors)</u>: Complex integer multiply-add with rotate.

<u>CMP<cc> (immediate)</u>: Compare vector to immediate.

CMP<cc> (vectors): Compare vectors.

<u>CMP<cc> (wide elements)</u>: Compare vector to 64-bit wide elements.

<u>CMPLE (vectors)</u>: Compare signed less than or equal to vector, setting the condition flags: an alias of CMP<cc> (vectors).

<u>CMPLO (vectors)</u>: Compare unsigned lower than vector, setting the condition flags: an alias of CMP<cc> (vectors).

<u>CMPLS (vectors)</u>: Compare unsigned lower or same as vector, setting the condition flags: an alias of CMP<cc> (vectors).

<u>CMPLT (vectors)</u>: Compare signed less than vector, setting the condition flags: an alias of CMP<cc> (vectors).

CNOT: Logically invert boolean condition in vector (predicated).

CNT: Count non-zero bits (predicated).

<u>CNTB, CNTD, CNTH, CNTW</u>: Set scalar to multiple of predicate constraint element count.

<u>CNTP (predicate as counter)</u>: Set scalar to count from predicate-ascounter.

<u>CNTP (predicate)</u>: Set scalar to count of true predicate elements.

<u>COMPACT</u>: Shuffle active elements of vector to the right and fill with zero.

<u>CPY (immediate, merging)</u>: Copy signed integer immediate to vector elements (merging).

<u>CPY (immediate, zeroing)</u>: Copy signed integer immediate to vector elements (zeroing).

<u>CPY (scalar)</u>: Copy general-purpose register to vector elements (predicated).

<u>CPY (SIMD&FP scalar)</u>: Copy SIMD&FP scalar register to vector elements (predicated).

CTERMEQ, CTERMNE: Compare and terminate loop.

<u>DECB, DECD, DECH, DECW (scalar)</u>: Decrement scalar by multiple of predicate constraint element count.

<u>DECD, DECH, DECW (vector)</u>: Decrement vector by multiple of predicate constraint element count.

DECP (scalar): Decrement scalar by count of true predicate elements.

DECP (vector): Decrement vector by count of true predicate elements.

<u>DUP (immediate)</u>: Broadcast signed immediate to vector elements (unpredicated).

<u>DUP (indexed)</u>: Broadcast indexed element to vector (unpredicated).

<u>DUP</u> (scalar): Broadcast general-purpose register to vector elements (unpredicated).

<u>DUPM</u>: Broadcast logical bitmask immediate to vector (unpredicated).

<u>DUPQ</u>: Broadcast indexed element within each quadword vector segment (unpredicated).

<u>EON</u>: Bitwise exclusive OR with inverted immediate (unpredicated): an alias of EOR (immediate).

EOR (immediate): Bitwise exclusive OR with immediate (unpredicated).

EOR (predicates): Bitwise exclusive OR predicates.

EOR (vectors, predicated): Bitwise exclusive OR vectors (predicated).

<u>EOR (vectors, unpredicated)</u>: Bitwise exclusive OR vectors (unpredicated).

EOR3: Bitwise exclusive OR of three vectors.

EORBT: Interleaving exclusive OR (bottom, top).

EORQV: Bitwise exclusive OR reduction of quadword vector segments.

EORS: Bitwise exclusive OR predicates, setting the condition flags.

EORTB: Interleaving exclusive OR (top, bottom).

EORV: Bitwise exclusive OR reduction to scalar.

EXT: Extract vector from pair of vectors.

EXTO: Extract vector segment from each pair of quadword vector segments.

<u>FABD</u>: Floating-point absolute difference (predicated).

<u>FABS</u>: Floating-point absolute value (predicated).

<u>FAC<cc></u>: Floating-point absolute compare vectors.

<u>FACLE</u>: Floating-point absolute compare less than or equal: an alias of FAC<cc>.

<u>FACLT</u>: Floating-point absolute compare less than: an alias of FAC<cc>.

<u>FADD</u> (immediate): Floating-point add immediate (predicated).

<u>FADD</u> (vectors, predicated): Floating-point add vector (predicated).

<u>FADD</u> (vectors, unpredicated): Floating-point add vector (unpredicated).

<u>FADDA</u>: Floating-point add strictly-ordered reduction, accumulating in scalar.

FADDP: Floating-point add pairwise.

<u>FADDQV</u>: Floating-point add recursive reduction of quadword vector segments.

FADDV: Floating-point add recursive reduction to scalar.

FCADD: Floating-point complex add with rotate (predicated).

FCLAMP: Floating-point clamp to minimum/maximum number.

FCM<cc> (vectors): Floating-point compare vectors.

<u>FCM<cc> (zero)</u>: Floating-point compare vector with zero.

<u>FCMLA (indexed)</u>: Floating-point complex multiply-add by indexed values with rotate.

<u>FCMLA (vectors)</u>: Floating-point complex multiply-add with rotate (predicated).

<u>FCMLE (vectors)</u>: Floating-point compare less than or equal to vector: an alias of FCM<cc> (vectors).

<u>FCMLT (vectors)</u>: Floating-point compare less than vector: an alias of FCM<cc> (vectors).

<u>FCPY</u>: Copy 8-bit floating-point immediate to vector elements (predicated).

<u>FCVT</u>: Floating-point convert precision (predicated).

FCVTLT: Floating-point up convert long (top, predicated).

<u>FCVTNT</u>: Floating-point down convert and narrow (top, predicated).

<u>FCVTX</u>: Floating-point down convert, rounding to odd (predicated).

<u>FCVTXNT</u>: Floating-point down convert, rounding to odd (top, predicated).

<u>FCVTZS</u>: Floating-point convert to signed integer, rounding toward zero (predicated).

<u>FCVTZU</u>: Floating-point convert to unsigned integer, rounding toward zero (predicated).

<u>FDIV</u>: Floating-point divide by vector (predicated).

FDIVR: Floating-point reversed divide by vector (predicated).

FDOT (indexed): Half-precision floating-point indexed dot product.

FDOT (vectors): Half-precision floating-point dot product.

<u>FDUP</u>: Broadcast 8-bit floating-point immediate to vector elements (unpredicated).

FEXPA: Floating-point exponential accelerator.

FLOGB: Floating-point base 2 logarithm as integer.

<u>FMAD</u>: Floating-point fused multiply-add vectors (predicated), writing multiplicand [Zdn = Za + Zdn * Zm].

<u>FMAX (immediate)</u>: Floating-point maximum with immediate (predicated).

FMAX (vectors): Floating-point maximum (predicated).

<u>FMAXNM (immediate)</u>: Floating-point maximum number with immediate (predicated).

FMAXNM (vectors): Floating-point maximum number (predicated).

FMAXNMP: Floating-point maximum number pairwise.

<u>FMAXNMQV</u>: Floating-point maximum number recursive reduction of quadword vector segments.

<u>FMAXNMV</u>: Floating-point maximum number recursive reduction to scalar.

FMAXP: Floating-point maximum pairwise.

<u>FMAXQV</u>: Floating-point maximum reduction of quadword vector segments.

FMAXV: Floating-point maximum recursive reduction to scalar.

<u>FMIN (immediate)</u>: Floating-point minimum with immediate (predicated).

FMIN (vectors): Floating-point minimum (predicated).

<u>FMINNM (immediate)</u>: Floating-point minimum number with immediate (predicated).

FMINNM (vectors): Floating-point minimum number (predicated).

FMINNMP: Floating-point minimum number pairwise.

<u>FMINNMQV</u>: Floating-point minimum number recursive reduction of quadword vector segments.

<u>FMINNMV</u>: Floating-point minimum number recursive reduction to scalar.

FMINP: Floating-point minimum pairwise.

<u>FMINQV</u>: Floating-point minimum recursive reduction of quadword vector segments.

FMINV: Floating-point minimum recursive reduction to scalar.

<u>FMLA (indexed)</u>: Floating-point fused multiply-add by indexed elements (Zda = Zda + Zn * Zm[indexed]).

<u>FMLA (vectors)</u>: Floating-point fused multiply-add vectors (predicated), writing addend [Zda = Zda + Zn * Zm].

<u>FMLALB (indexed)</u>: Half-precision floating-point multiply-add long to single-precision (bottom, indexed).

<u>FMLALB (vectors)</u>: Half-precision floating-point multiply-add long to single-precision (bottom).

<u>FMLALT (indexed)</u>: Half-precision floating-point multiply-add long to single-precision (top, indexed).

<u>FMLALT (vectors)</u>: Half-precision floating-point multiply-add long to single-precision (top).

<u>FMLS (indexed)</u>: Floating-point fused multiply-subtract by indexed elements (Zda = Zda + -Zn * Zm[indexed]).

<u>FMLS (vectors)</u>: Floating-point fused multiply-subtract vectors (predicated), writing addend [Zda = Zda + -Zn * Zm].

<u>FMLSLB (indexed)</u>: Half-precision floating-point multiply-subtract long from single-precision (bottom, indexed).

<u>FMLSLB (vectors)</u>: Half-precision floating-point multiply-subtract long from single-precision (bottom).

<u>FMLSLT (indexed)</u>: Half-precision floating-point multiply-subtract long from single-precision (top, indexed).

<u>FMLSLT (vectors)</u>: Half-precision floating-point multiply-subtract long from single-precision (top).

FMMLA: Floating-point matrix multiply-accumulate.

<u>FMOV (immediate, predicated)</u>: Move 8-bit floating-point immediate to vector elements (predicated): an alias of FCPY.

<u>FMOV (immediate, unpredicated)</u>: Move 8-bit floating-point immediate to vector elements (unpredicated): an alias of FDUP.

<u>FMOV (zero, predicated)</u>: Move floating-point +0.0 to vector elements (predicated): an alias of CPY (immediate, merging).

<u>FMOV (zero, unpredicated)</u>: Move floating-point +0.0 to vector elements (unpredicated): an alias of DUP (immediate).

<u>FMSB</u>: Floating-point fused multiply-subtract vectors (predicated), writing multiplicand [Zdn = Za + -Zdn * Zm].

FMUL (immediate): Floating-point multiply by immediate (predicated).

FMUL (indexed): Floating-point multiply by indexed elements.

<u>FMUL (vectors, predicated)</u>: Floating-point multiply vectors (predicated).

<u>FMUL (vectors, unpredicated)</u>: Floating-point multiply vectors (unpredicated).

FMULX: Floating-point multiply-extended vectors (predicated).

<u>FNEG</u>: Floating-point negate (predicated).

<u>FNMAD</u>: Floating-point negated fused multiply-add vectors (predicated), writing multiplicand [Zdn = -Za + -Zdn * Zm].

<u>FNMLA</u>: Floating-point negated fused multiply-add vectors (predicated), writing addend [Zda = -Zda + -Zn * Zm].

<u>FNMLS</u>: Floating-point negated fused multiply-subtract vectors (predicated), writing addend [Zda = -Zda + Zn * Zm].

<u>FNMSB</u>: Floating-point negated fused multiply-subtract vectors (predicated), writing multiplicand [Zdn = -Za + Zdn * Zm].

FRECPE: Floating-point reciprocal estimate (unpredicated).

FRECPS: Floating-point reciprocal step (unpredicated).

<u>FRECPX</u>: Floating-point reciprocal exponent (predicated).

<u>FRINT<r></u>: Floating-point round to integral value (predicated).

<u>FRSQRTE</u>: Floating-point reciprocal square root estimate (unpredicated).

FRSQRTS: Floating-point reciprocal square root step (unpredicated).

FSCALE: Floating-point adjust exponent by vector (predicated).

<u>FSQRT</u>: Floating-point square root (predicated).

FSUB (immediate): Floating-point subtract immediate (predicated).

FSUB (vectors, predicated): Floating-point subtract vectors (predicated).

<u>FSUB (vectors, unpredicated)</u>: Floating-point subtract vectors (unpredicated).

<u>FSUBR (immediate)</u>: Floating-point reversed subtract from immediate (predicated).

FSUBR (vectors): Floating-point reversed subtract vectors (predicated).

FTMAD: Floating-point trigonometric multiply-add coefficient.

FTSMUL: Floating-point trigonometric starting value.

<u>FTSSEL</u>: Floating-point trigonometric select coefficient.

HISTCNT: Count matching elements in vector.

HISTSEG: Count matching elements in vector segments.

INCB, INCD, INCH, INCW (scalar): Increment scalar by multiple of predicate constraint element count.

<u>INCD</u>, <u>INCH</u>, <u>INCW</u> (<u>vector</u>): Increment vector by multiple of predicate constraint element count.

<u>INCP (scalar)</u>: Increment scalar by count of true predicate elements.

<u>INCP (vector)</u>: Increment vector by count of true predicate elements.

<u>INDEX (immediate, scalar)</u>: Create index starting from immediate and incremented by general-purpose register.

<u>INDEX (immediates)</u>: Create index starting from and incremented by immediate.

<u>INDEX</u> (scalar, immediate): Create index starting from general-purpose register and incremented by immediate.

<u>INDEX (scalars)</u>: Create index starting from and incremented by general-purpose register.

<u>INSR (scalar)</u>: Insert general-purpose register in shifted vector.

INSR (SIMD&FP scalar): Insert SIMD&FP scalar register in shifted vector.

LASTA (scalar): Extract element after last to general-purpose register.

<u>LASTA (SIMD&FP scalar)</u>: Extract element after last to SIMD&FP scalar register.

LASTB (scalar): Extract last element to general-purpose register.

<u>LASTB (SIMD&FP scalar)</u>: Extract last element to SIMD&FP scalar register.

<u>LD1B</u> (scalar plus immediate, consecutive registers): Contiguous load of bytes to multiple consecutive vectors (immediate index).

<u>LD1B</u> (scalar plus immediate, single register): Contiguous load unsigned bytes to vector (immediate index).

<u>LD1B</u> (scalar plus scalar, consecutive registers): Contiguous load of bytes to multiple consecutive vectors (scalar index).

<u>LD1B</u> (scalar plus scalar, single register): Contiguous load unsigned bytes to vector (scalar index).

<u>LD1B</u> (scalar plus vector): Gather load unsigned bytes to vector (vector index).

<u>LD1B (vector plus immediate)</u>: Gather load unsigned bytes to vector (immediate index).

<u>LD1D</u> (scalar plus immediate, consecutive registers): Contiguous load of doublewords to multiple consecutive vectors (immediate index).

<u>LD1D</u> (scalar plus immediate, single register): Contiguous load unsigned doublewords to vector (immediate index).

<u>LD1D</u> (scalar plus scalar, consecutive registers): Contiguous load of doublewords to multiple consecutive vectors (scalar index).

<u>LD1D</u> (scalar plus scalar, single register): Contiguous load unsigned doublewords to vector (scalar index).

<u>LD1D</u> (scalar plus vector): Gather load doublewords to vector (vector index).

<u>LD1D</u> (vector plus immediate): Gather load doublewords to vector (immediate index).

<u>LD1H</u> (scalar plus immediate, consecutive registers): Contiguous load of halfwords to multiple consecutive vectors (immediate index).

<u>LD1H (scalar plus immediate, single register)</u>: Contiguous load unsigned halfwords to vector (immediate index).

<u>LD1H</u> (scalar plus scalar, consecutive registers): Contiguous load of halfwords to multiple consecutive vectors (scalar index).

<u>LD1H (scalar plus scalar, single register)</u>: Contiguous load unsigned halfwords to vector (scalar index).

<u>LD1H (scalar plus vector)</u>: Gather load unsigned halfwords to vector (vector index).

<u>LD1H (vector plus immediate)</u>: Gather load unsigned halfwords to vector (immediate index).

LD1Q: Gather load quadwords.

LD1RB: Load and broadcast unsigned byte to vector.

<u>LD1RD</u>: Load and broadcast doubleword to vector.

<u>LD1RH</u>: Load and broadcast unsigned halfword to vector.

<u>LD1ROB</u> (scalar plus immediate): Contiguous load and replicate thirty-two bytes (immediate index).

<u>LD1ROB</u> (scalar plus scalar): Contiguous load and replicate thirty-two bytes (scalar index).

<u>LD1ROD</u> (scalar plus immediate): Contiguous load and replicate four doublewords (immediate index).

<u>LD1ROD</u> (scalar plus scalar): Contiguous load and replicate four doublewords (scalar index).

<u>LD1ROH</u> (scalar plus immediate): Contiguous load and replicate sixteen halfwords (immediate index).

<u>LD1ROH</u> (scalar plus scalar): Contiguous load and replicate sixteen halfwords (scalar index).

<u>LD1ROW</u> (scalar plus immediate): Contiguous load and replicate eight words (immediate index).

<u>LD1ROW</u> (scalar plus scalar): Contiguous load and replicate eight words (scalar index).

<u>LD1RQB</u> (scalar plus immediate): Contiguous load and replicate sixteen bytes (immediate index).

<u>LD1RQB (scalar plus scalar)</u>: Contiguous load and replicate sixteen bytes (scalar index).

<u>LD1RQD</u> (scalar plus immediate): Contiguous load and replicate two doublewords (immediate index).

<u>LD1RQD</u> (scalar plus scalar): Contiguous load and replicate two doublewords (scalar index).

<u>LD1RQH</u> (scalar plus immediate): Contiguous load and replicate eight halfwords (immediate index).

<u>LD1RQH (scalar plus scalar)</u>: Contiguous load and replicate eight halfwords (scalar index).

<u>LD1RQW</u> (scalar plus immediate): Contiguous load and replicate four words (immediate index).

<u>LD1RQW (scalar plus scalar)</u>: Contiguous load and replicate four words (scalar index).

<u>LD1RSB</u>: Load and broadcast signed byte to vector.

<u>LD1RSH</u>: Load and broadcast signed halfword to vector.

LD1RSW: Load and broadcast signed word to vector.

<u>LD1RW</u>: Load and broadcast unsigned word to vector.

<u>LD1SB</u> (scalar plus immediate): Contiguous load signed bytes to vector (immediate index).

<u>LD1SB</u> (scalar plus scalar): Contiguous load signed bytes to vector (scalar index).

<u>LD1SB</u> (scalar plus vector): Gather load signed bytes to vector (vector index).

<u>LD1SB</u> (vector plus immediate): Gather load signed bytes to vector (immediate index).

<u>LD1SH</u> (scalar plus immediate): Contiguous load signed halfwords to vector (immediate index).

<u>LD1SH</u> (scalar plus scalar): Contiguous load signed halfwords to vector (scalar index).

<u>LD1SH</u> (scalar plus vector): Gather load signed halfwords to vector (vector index).

<u>LD1SH</u> (vector plus immediate): Gather load signed halfwords to vector (immediate index).

<u>LD1SW (scalar plus immediate)</u>: Contiguous load signed words to vector (immediate index).

<u>LD1SW (scalar plus scalar)</u>: Contiguous load signed words to vector (scalar index).

<u>LD1SW (scalar plus vector)</u>: Gather load signed words to vector (vector index).

<u>LD1SW (vector plus immediate)</u>: Gather load signed words to vector (immediate index).

<u>LD1W</u> (scalar plus immediate, consecutive registers): Contiguous load of words to multiple consecutive vectors (immediate index).

<u>LD1W</u> (scalar plus immediate, single register): Contiguous load unsigned words to vector (immediate index).

<u>LD1W</u> (scalar plus scalar, consecutive registers): Contiguous load of words to multiple consecutive vectors (scalar index).

<u>LD1W (scalar plus scalar, single register)</u>: Contiguous load unsigned words to vector (scalar index).

<u>LD1W</u> (scalar plus vector): Gather load unsigned words to vector (vector index).

<u>LD1W (vector plus immediate)</u>: Gather load unsigned words to vector (immediate index).

<u>LD2B</u> (scalar plus immediate): Contiguous load two-byte structures to two vectors (immediate index).

<u>LD2B</u> (scalar plus scalar): Contiguous load two-byte structures to two vectors (scalar index).

<u>LD2D</u> (scalar plus immediate): Contiguous load two-doubleword structures to two vectors (immediate index).

<u>LD2D</u> (scalar plus scalar): Contiguous load two-doubleword structures to two vectors (scalar index).

<u>LD2H</u> (scalar plus immediate): Contiguous load two-halfword structures to two vectors (immediate index).

<u>LD2H</u> (scalar plus scalar): Contiguous load two-halfword structures to two vectors (scalar index).

<u>LD2Q</u> (scalar plus immediate): Contiguous load two-quadword structures to two vectors (immediate index).

<u>LD2Q</u> (scalar plus scalar): Contiguous load two-quadword structures to two vectors (scalar index).

<u>LD2W</u> (scalar plus immediate): Contiguous load two-word structures to two vectors (immediate index).

<u>LD2W (scalar plus scalar)</u>: Contiguous load two-word structures to two vectors (scalar index).

<u>LD3B</u> (scalar plus immediate): Contiguous load three-byte structures to three vectors (immediate index).

<u>LD3B</u> (scalar plus scalar): Contiguous load three-byte structures to three vectors (scalar index).

<u>LD3D</u> (scalar plus immediate): Contiguous load three-doubleword structures to three vectors (immediate index).

<u>LD3D</u> (scalar plus scalar): Contiguous load three-doubleword structures to three vectors (scalar index).

<u>LD3H (scalar plus immediate)</u>: Contiguous load three-halfword structures to three vectors (immediate index).

<u>LD3H (scalar plus scalar)</u>: Contiguous load three-halfword structures to three vectors (scalar index).

<u>LD3Q</u> (scalar plus immediate): Contiguous load three-quadword structures to three vectors (immediate index).

<u>LD3Q (scalar plus scalar)</u>: Contiguous load three-quadword structures to three vectors (scalar index).

<u>LD3W</u> (scalar plus immediate): Contiguous load three-word structures to three vectors (immediate index).

<u>LD3W</u> (scalar plus scalar): Contiguous load three-word structures to three vectors (scalar index).

<u>LD4B</u> (scalar plus immediate): Contiguous load four-byte structures to four vectors (immediate index).

<u>LD4B (scalar plus scalar)</u>: Contiguous load four-byte structures to four vectors (scalar index).

<u>LD4D</u> (scalar plus immediate): Contiguous load four-doubleword structures to four vectors (immediate index).

<u>LD4D</u> (scalar plus scalar): Contiguous load four-doubleword structures to four vectors (scalar index).

<u>LD4H</u> (scalar plus immediate): Contiguous load four-halfword structures to four vectors (immediate index).

<u>LD4H (scalar plus scalar)</u>: Contiguous load four-halfword structures to four vectors (scalar index).

<u>LD4Q (scalar plus immediate)</u>: Contiguous load four-quadword structures to four vectors (immediate index).

<u>LD4Q (scalar plus scalar)</u>: Contiguous load four-quadword structures to four vectors (scalar index).

<u>LD4W</u> (scalar plus immediate): Contiguous load four-word structures to four vectors (immediate index).

<u>LD4W (scalar plus scalar)</u>: Contiguous load four-word structures to four vectors (scalar index).

<u>LDFF1B</u> (scalar plus scalar): Contiguous load first-fault unsigned bytes to vector (scalar index).

<u>LDFF1B</u> (scalar plus vector): Gather load first-fault unsigned bytes to vector (vector index).

<u>LDFF1B</u> (vector plus immediate): Gather load first-fault unsigned bytes to vector (immediate index).

<u>LDFF1D</u> (scalar plus scalar): Contiguous load first-fault doublewords to vector (scalar index).

<u>LDFF1D</u> (scalar plus vector): Gather load first-fault doublewords to vector (vector index).

<u>LDFF1D</u> (vector plus immediate): Gather load first-fault doublewords to vector (immediate index).

<u>LDFF1H</u> (scalar plus scalar): Contiguous load first-fault unsigned halfwords to vector (scalar index).

<u>LDFF1H (scalar plus vector)</u>: Gather load first-fault unsigned halfwords to vector (vector index).

<u>LDFF1H</u> (vector plus immediate): Gather load first-fault unsigned halfwords to vector (immediate index).

<u>LDFF1SB</u> (scalar plus scalar): Contiguous load first-fault signed bytes to vector (scalar index).

<u>LDFF1SB</u> (scalar plus vector): Gather load first-fault signed bytes to vector (vector index).

<u>LDFF1SB</u> (vector plus immediate): Gather load first-fault signed bytes to vector (immediate index).

<u>LDFF1SH</u> (scalar plus scalar): Contiguous load first-fault signed halfwords to vector (scalar index).

<u>LDFF1SH</u> (scalar plus vector): Gather load first-fault signed halfwords to vector (vector index).

<u>LDFF1SH</u> (vector plus immediate): Gather load first-fault signed halfwords to vector (immediate index).

<u>LDFF1SW (scalar plus scalar)</u>: Contiguous load first-fault signed words to vector (scalar index).

<u>LDFF1SW</u> (scalar plus vector): Gather load first-fault signed words to vector (vector index).

<u>LDFF1SW</u> (vector plus immediate): Gather load first-fault signed words to vector (immediate index).

<u>LDFF1W (scalar plus scalar)</u>: Contiguous load first-fault unsigned words to vector (scalar index).

<u>LDFF1W (scalar plus vector)</u>: Gather load first-fault unsigned words to vector (vector index).

<u>LDFF1W (vector plus immediate)</u>: Gather load first-fault unsigned words to vector (immediate index).

<u>LDNF1B</u>: Contiguous load non-fault unsigned bytes to vector (immediate index).

<u>LDNF1D</u>: Contiguous load non-fault doublewords to vector (immediate index).

<u>LDNF1H</u>: Contiguous load non-fault unsigned halfwords to vector (immediate index).

<u>LDNF1SB</u>: Contiguous load non-fault signed bytes to vector (immediate index).

<u>LDNF1SH</u>: Contiguous load non-fault signed halfwords to vector (immediate index).

<u>LDNF1SW</u>: Contiguous load non-fault signed words to vector (immediate index).

<u>LDNF1W</u>: Contiguous load non-fault unsigned words to vector (immediate index).

<u>LDNT1B</u> (scalar plus immediate, consecutive registers): Contiguous load non-temporal of bytes to multiple consecutive vectors (immediate index).

<u>LDNT1B</u> (scalar plus immediate, single register): Contiguous load non-temporal bytes to vector (immediate index).

<u>LDNT1B</u> (scalar plus scalar, consecutive registers): Contiguous load non-temporal of bytes to multiple consecutive vectors (scalar index).

<u>LDNT1B</u> (scalar plus scalar, single register): Contiguous load non-temporal bytes to vector (scalar index).

LDNT1B (vector plus scalar): Gather load non-temporal unsigned bytes.

<u>LDNT1D</u> (scalar plus immediate, consecutive registers): Contiguous load non-temporal of doublewords to multiple consecutive vectors (immediate index).

<u>LDNT1D</u> (scalar plus immediate, single register): Contiguous load non-temporal doublewords to vector (immediate index).

<u>LDNT1D</u> (scalar plus scalar, consecutive registers): Contiguous load non-temporal of doublewords to multiple consecutive vectors (scalar index).

<u>LDNT1D</u> (scalar plus scalar, single register): Contiguous load non-temporal doublewords to vector (scalar index).

<u>LDNT1D</u> (vector plus scalar): Gather load non-temporal unsigned doublewords.

<u>LDNT1H</u> (scalar plus immediate, consecutive registers): Contiguous load non-temporal of halfwords to multiple consecutive vectors (immediate index).

<u>LDNT1H</u> (scalar plus immediate, single register): Contiguous load non-temporal halfwords to vector (immediate index).

<u>LDNT1H</u> (scalar plus scalar, consecutive registers): Contiguous load non-temporal of halfwords to multiple consecutive vectors (scalar index).

<u>LDNT1H</u> (scalar plus scalar, single register): Contiguous load non-temporal halfwords to vector (scalar index).

<u>LDNT1H (vector plus scalar)</u>: Gather load non-temporal unsigned halfwords.

LDNT1SB: Gather load non-temporal signed bytes.

LDNT1SH: Gather load non-temporal signed halfwords.

LDNT1SW: Gather load non-temporal signed words.

<u>LDNT1W</u> (scalar plus immediate, consecutive registers): Contiguous load non-temporal of words to multiple consecutive vectors (immediate index).

<u>LDNT1W</u> (scalar plus immediate, single register): Contiguous load non-temporal words to vector (immediate index).

<u>LDNT1W</u> (scalar plus scalar, consecutive registers): Contiguous load non-temporal of words to multiple consecutive vectors (scalar index).

<u>LDNT1W</u> (scalar plus scalar, single register): Contiguous load non-temporal words to vector (scalar index).

LDNT1W (vector plus scalar): Gather load non-temporal unsigned words.

<u>LDR (predicate)</u>: Load predicate register.

LDR (vector): Load vector register.

<u>LSL (immediate, predicated)</u>: Logical shift left by immediate (predicated).

LSL (immediate, unpredicated): Logical shift left by immediate (unpredicated).

<u>LSL (vectors)</u>: Logical shift left by vector (predicated).

LSL (wide elements, predicated): Logical shift left by 64-bit wide elements (predicated).

LSL (wide elements, unpredicated): Logical shift left by 64-bit wide elements (unpredicated).

<u>LSLR</u>: Reversed logical shift left by vector (predicated).

LSR (immediate, predicated): Logical shift right by immediate (predicated).

LSR (immediate, unpredicated): Logical shift right by immediate (unpredicated).

<u>LSR (vectors)</u>: Logical shift right by vector (predicated).

LSR (wide elements, predicated): Logical shift right by 64-bit wide elements (predicated).

LSR (wide elements, unpredicated): Logical shift right by 64-bit wide elements (unpredicated).

<u>LSRR</u>: Reversed logical shift right by vector (predicated).

MAD: Multiply-add vectors (predicated), writing multiplicand [Zdn = Za + Zdn * Zm].

MATCH: Detect any matching elements, setting the condition flags.

MLA (indexed): Multiply-add to accumulator (indexed).

<u>MLA (vectors)</u>: Multiply-add vectors (predicated), writing addend [Zda = Zda + Zn * Zm].

MLS (indexed): Multiply-subtract from accumulator (indexed).

MLS (vectors): Multiply-subtract vectors (predicated), writing addend [Zda = Zda - Zn * Zm].

MOV: Move logical bitmask immediate to vector (unpredicated): an alias of DUPM.

MOV: Move predicate (unpredicated): an alias of ORR (predicates).

MOV (immediate, predicated, merging): Move signed integer immediate to vector elements (merging): an alias of CPY (immediate, merging).

MOV (immediate, predicated, zeroing): Move signed integer immediate to vector elements (zeroing): an alias of CPY (immediate, zeroing).

MOV (immediate, unpredicated): Move signed immediate to vector elements (unpredicated): an alias of DUP (immediate).

MOV (predicate, predicated, merging): Move predicates (merging): an alias of SEL (predicates).

MOV (predicate, predicated, zeroing): Move predicates (zeroing): an alias of AND (predicates).

MOV (scalar, predicated): Move general-purpose register to vector elements (predicated): an alias of CPY (scalar).

MOV (scalar, unpredicated): Move general-purpose register to vector elements (unpredicated): an alias of DUP (scalar).

MOV (SIMD&FP scalar, predicated): Move SIMD&FP scalar register to vector elements (predicated): an alias of CPY (SIMD&FP scalar).

MOV (SIMD&FP scalar, unpredicated): Move indexed element or SIMD&FP scalar to vector (unpredicated): an alias of DUP (indexed).

MOV (vector, predicated): Move vector elements (predicated): an alias of SEL (vectors).

MOV (vector, unpredicated): Move vector register (unpredicated): an alias of ORR (vectors, unpredicated).

MOVPRFX (predicated): Move prefix (predicated).

MOVPRFX (unpredicated): Move prefix (unpredicated).

MOVS (predicated): Move predicates (zeroing), setting the condition flags: an alias of ANDS.

MOVS (unpredicated): Move predicate (unpredicated), setting the condition flags: an alias of ORRS.

MSB: Multiply-subtract vectors (predicated), writing multiplicand [Zdn = Za - Zdn * Zm].

MUL (immediate): Multiply by immediate (unpredicated).

MUL (indexed): Multiply (indexed).

MUL (vectors, predicated): Multiply vectors (predicated).

MUL (vectors, unpredicated): Multiply vectors (unpredicated).

NAND: Bitwise NAND predicates.

<u>NANDS</u>: Bitwise NAND predicates, setting the condition flags.

NBSL: Bitwise inverted select.

NEG: Negate (predicated).

NMATCH: Detect no matching elements, setting the condition flags.

NOR: Bitwise NOR predicates.

NORS: Bitwise NOR predicates, setting the condition flags.

NOT (predicate): Bitwise invert predicate: an alias of EOR (predicates).

NOT (vector): Bitwise invert vector (predicated).

<u>NOTS</u>: Bitwise invert predicate, setting the condition flags: an alias of EORS.

ORN (immediate): Bitwise inclusive OR with inverted immediate (unpredicated): an alias of ORR (immediate).

ORN (predicates): Bitwise inclusive OR inverted predicate.

ORNS: Bitwise inclusive OR inverted predicate, setting the condition flags.

ORQV: Bitwise inclusive OR reduction of quadword vector segments.

ORR (immediate): Bitwise inclusive OR with immediate (unpredicated).

ORR (predicates): Bitwise inclusive OR predicates.

ORR (vectors, predicated): Bitwise inclusive OR vectors (predicated).

ORR (vectors, unpredicated): Bitwise inclusive OR vectors (unpredicated).

ORRS: Bitwise inclusive OR predicates, setting the condition flags.

ORV: Bitwise inclusive OR reduction to scalar.

PEXT (predicate pair): Set pair of predicates from predicate-as-counter.

PEXT (predicate): Set predicate from predicate-as-counter.

PFALSE: Set all predicate elements to false.

PFIRST: Set the first active predicate element to true.

PMOV (to predicate): Move predicate from vector.

PMOV (to vector): Move predicate to vector.

PMUL: Polynomial multiply vectors (unpredicated).

PMULLB: Polynomial multiply long (bottom).

PMULLT: Polynomial multiply long (top).

PNEXT: Find next active predicate.

PRFB (scalar plus immediate): Contiguous prefetch bytes (immediate index).

PRFB (scalar plus scalar): Contiguous prefetch bytes (scalar index).

PRFB (scalar plus vector): Gather prefetch bytes (scalar plus vector).

<u>PRFB</u> (vector plus immediate): Gather prefetch bytes (vector plus immediate).

PRFD (scalar plus immediate): Contiguous prefetch doublewords (immediate index).

PRFD (scalar plus scalar): Contiguous prefetch doublewords (scalar index).

PRFD (scalar plus vector): Gather prefetch doublewords (scalar plus vector).

PRFD (vector plus immediate): Gather prefetch doublewords (vector plus immediate).

<u>PRFH (scalar plus immediate)</u>: Contiguous prefetch halfwords (immediate index).

PRFH (scalar plus scalar): Contiguous prefetch halfwords (scalar index).

PRFH (scalar plus vector): Gather prefetch halfwords (scalar plus vector).

<u>PRFH (vector plus immediate)</u>: Gather prefetch halfwords (vector plus immediate).

<u>PRFW (scalar plus immediate)</u>: Contiguous prefetch words (immediate index).

PRFW (scalar plus scalar): Contiguous prefetch words (scalar index).

PRFW (scalar plus vector): Gather prefetch words (scalar plus vector).

<u>PRFW (vector plus immediate)</u>: Gather prefetch words (vector plus immediate).

PSEL: Predicate select between predicate register or all-false.

<u>PTEST</u>: Set condition flags for predicate.

<u>PTRUE (predicate as counter)</u>: Initialise predicate-as-counter to all active.

PTRUE (predicate): Initialise predicate from named constraint.

<u>PTRUES</u>: Initialise predicate from named constraint and set the condition flags.

PUNPKHI, PUNPKLO: Unpack and widen half of predicate.

RADDHNB: Rounding add narrow high part (bottom).

RADDHNT: Rounding add narrow high part (top).

<u>RAX1</u>: Bitwise rotate left by 1 and exclusive OR.

RBIT: Reverse bits (predicated).

RDFFR (predicated): Return predicate of successfully loaded elements.

RDFFR (unpredicated): Read the first-fault register.

<u>RDFFRS</u>: Return predicate of successfully loaded elements, setting the condition flags.

<u>RDVL</u>: Read multiple of vector register size to scalar register.

REV (predicate): Reverse all elements in a predicate.

<u>REV (vector)</u>: Reverse all elements in a vector (unpredicated).

<u>REVB</u>, <u>REVH</u>, <u>REVW</u>: Reverse bytes / halfwords / words within elements (predicated).

<u>REVD</u>: Reverse 64-bit doublewords in elements (predicated).

<u>RSHRNB</u>: Rounding shift right narrow by immediate (bottom).

<u>RSHRNT</u>: Rounding shift right narrow by immediate (top).

<u>RSUBHNB</u>: Rounding subtract narrow high part (bottom).

<u>RSUBHNT</u>: Rounding subtract narrow high part (top).

SABA: Signed absolute difference and accumulate.

SABALB: Signed absolute difference and accumulate long (bottom).

SABALT: Signed absolute difference and accumulate long (top).

SABD: Signed absolute difference (predicated).

<u>SABDLB</u>: Signed absolute difference long (bottom).

<u>SABDLT</u>: Signed absolute difference long (top).

```
SADALP: Signed add and accumulate long pairwise.
<u>SADDLB</u>: Signed add long (bottom).
SADDLBT: Signed add long (bottom + top).
SADDLT: Signed add long (top).
SADDV: Signed add reduction to scalar.
SADDWB: Signed add wide (bottom).
<u>SADDWT</u>: Signed add wide (top).
SBCLB: Subtract with carry long (bottom).
SBCLT: Subtract with carry long (top).
SCLAMP: Signed clamp to minimum/maximum vector.
SCVTF: Signed integer convert to floating-point (predicated).
SDIV: Signed divide (predicated).
SDIVR: Signed reversed divide (predicated).
<u>SDOT (2-way, indexed)</u>: Signed integer indexed dot product.
SDOT (2-way, vectors): Signed integer dot product.
SDOT (4-way, indexed): Signed integer indexed dot product.
<u>SDOT (4-way, vectors)</u>: Signed integer dot product.
<u>SEL (predicates)</u>: Conditionally select elements from two predicates.
SEL (vectors): Conditionally select elements from two vectors.
SETFFR: Initialise the first-fault register to all true.
SHADD: Signed halving addition.
SHRNB: Shift right narrow by immediate (bottom).
SHRNT: Shift right narrow by immediate (top).
SHSUB: Signed halving subtract.
SHSUBR: Signed halving subtract reversed vectors.
SLI: Shift left and insert (immediate).
SM4E: SM4 encryption and decryption.
SM4EKEY: SM4 key updates.
```

SMAX (immediate): Signed maximum with immediate (unpredicated).

SMAX (vectors): Signed maximum vectors (predicated).

SMAXP: Signed maximum pairwise.

SMAXQV: Signed maximum reduction of quadword vector segments.

SMAXV: Signed maximum reduction to scalar.

SMIN (immediate): Signed minimum with immediate (unpredicated).

SMIN (vectors): Signed minimum vectors (predicated).

SMINP: Signed minimum pairwise.

SMINQV: Signed minimum reduction of quadword vector segments.

SMINV: Signed minimum reduction to scalar.

<u>SMLALB (indexed)</u>: Signed multiply-add long to accumulator (bottom, indexed).

SMLALB (vectors): Signed multiply-add long to accumulator (bottom).

<u>SMLALT (indexed)</u>: Signed multiply-add long to accumulator (top, indexed).

<u>SMLALT (vectors)</u>: Signed multiply-add long to accumulator (top).

<u>SMLSLB (indexed)</u>: Signed multiply-subtract long from accumulator (bottom, indexed).

<u>SMLSLB (vectors)</u>: Signed multiply-subtract long from accumulator (bottom).

<u>SMLSLT (indexed)</u>: Signed multiply-subtract long from accumulator (top, indexed).

<u>SMLSLT (vectors)</u>: Signed multiply-subtract long from accumulator (top).

SMMLA: Signed integer matrix multiply-accumulate.

SMULH (predicated): Signed multiply returning high half (predicated).

<u>SMULH (unpredicated)</u>: Signed multiply returning high half (unpredicated).

SMULLB (indexed): Signed multiply long (bottom, indexed).

SMULLB (vectors): Signed multiply long (bottom).

<u>SMULLT (indexed)</u>: Signed multiply long (top, indexed).

SMULLT (vectors): Signed multiply long (top).

<u>SPLICE</u>: Splice two vectors under predicate control.

SQABS: Signed saturating absolute value.

<u>SQADD</u> (immediate): Signed saturating add immediate (unpredicated).

SQADD (vectors, predicated): Signed saturating addition (predicated).

<u>SQADD</u> (vectors, unpredicated): Signed saturating add vectors (unpredicated).

SQCADD: Saturating complex integer add with rotate.

SQCVTN: Signed saturating extract narrow and interleave.

SQCVTUN: Signed saturating unsigned extract narrow and interleave.

<u>SQDECB</u>: Signed saturating decrement scalar by multiple of 8-bit predicate constraint element count.

<u>SQDECD</u> (scalar): Signed saturating decrement scalar by multiple of 64-bit predicate constraint element count.

<u>SQDECD</u> (vector): Signed saturating decrement vector by multiple of 64-bit predicate constraint element count.

<u>SQDECH (scalar)</u>: Signed saturating decrement scalar by multiple of 16-bit predicate constraint element count.

<u>SQDECH (vector)</u>: Signed saturating decrement vector by multiple of 16-bit predicate constraint element count.

<u>SQDECP (scalar)</u>: Signed saturating decrement scalar by count of true predicate elements.

<u>SQDECP (vector)</u>: Signed saturating decrement vector by count of true predicate elements.

<u>SQDECW (scalar)</u>: Signed saturating decrement scalar by multiple of 32-bit predicate constraint element count.

<u>SQDECW (vector)</u>: Signed saturating decrement vector by multiple of 32-bit predicate constraint element count.

<u>SQDMLALB (indexed)</u>: Signed saturating doubling multiply-add long to accumulator (bottom, indexed).

<u>SQDMLALB (vectors)</u>: Signed saturating doubling multiply-add long to accumulator (bottom).

 $\underline{SQDMLALBT}\!:$ Signed saturating doubling multiply-add long to accumulator (bottom $\tilde{A}-$ top).

<u>SQDMLALT (indexed)</u>: Signed saturating doubling multiply-add long to accumulator (top, indexed).

<u>SQDMLALT (vectors)</u>: Signed saturating doubling multiply-add long to accumulator (top).

<u>SQDMLSLB (indexed)</u>: Signed saturating doubling multiply-subtract long from accumulator (bottom, indexed).

<u>SQDMLSLB</u> (vectors): Signed saturating doubling multiply-subtract long from accumulator (bottom).

<u>SQDMLSLBT</u>: Signed saturating doubling multiply-subtract long from accumulator (bottom × top).

<u>SQDMLSLT (indexed)</u>: Signed saturating doubling multiply-subtract long from accumulator (top, indexed).

<u>SQDMLSLT (vectors)</u>: Signed saturating doubling multiply-subtract long from accumulator (top).

<u>SQDMULH (indexed)</u>: Signed saturating doubling multiply high (indexed).

<u>SQDMULH (vectors)</u>: Signed saturating doubling multiply high (unpredicated).

<u>SQDMULLB (indexed)</u>: Signed saturating doubling multiply long (bottom, indexed).

<u>SQDMULLB (vectors)</u>: Signed saturating doubling multiply long (bottom).

<u>SQDMULLT (indexed)</u>: Signed saturating doubling multiply long (top, indexed).

SQDMULLT (vectors): Signed saturating doubling multiply long (top).

<u>SQINCB</u>: Signed saturating increment scalar by multiple of 8-bit predicate constraint element count.

<u>SQINCD</u> (scalar): Signed saturating increment scalar by multiple of 64-bit predicate constraint element count.

<u>SQINCD</u> (vector): Signed saturating increment vector by multiple of 64-bit predicate constraint element count.

<u>SQINCH (scalar)</u>: Signed saturating increment scalar by multiple of 16-bit predicate constraint element count.

<u>SQINCH (vector)</u>: Signed saturating increment vector by multiple of 16-bit predicate constraint element count.

<u>SQINCP</u> (scalar): Signed saturating increment scalar by count of true predicate elements.

<u>SQINCP (vector)</u>: Signed saturating increment vector by count of true predicate elements.

<u>SQINCW (scalar)</u>: Signed saturating increment scalar by multiple of 32-bit predicate constraint element count.

<u>SQINCW (vector)</u>: Signed saturating increment vector by multiple of 32-bit predicate constraint element count.

SQNEG: Signed saturating negate.

<u>SQRDCMLAH</u> (indexed): Saturating rounding doubling complex integer multiply-add high with rotate (indexed).

<u>SQRDCMLAH</u> (vectors): Saturating rounding doubling complex integer multiply-add high with rotate.

<u>SQRDMLAH (indexed)</u>: Signed saturating rounding doubling multiply-add high to accumulator (indexed).

<u>SQRDMLAH</u> (vectors): Signed saturating rounding doubling multiply-add high to accumulator (unpredicated).

<u>SQRDMLSH</u> (indexed): Signed saturating rounding doubling multiply-subtract high from accumulator (indexed).

<u>SQRDMLSH (vectors)</u>: Signed saturating rounding doubling multiply-subtract high from accumulator (unpredicated).

<u>SQRDMULH (indexed)</u>: Signed saturating rounding doubling multiply high (indexed).

<u>SQRDMULH (vectors)</u>: Signed saturating rounding doubling multiply high (unpredicated).

<u>SQRSHL</u>: Signed saturating rounding shift left by vector (predicated).

<u>SQRSHLR</u>: Signed saturating rounding shift left reversed vectors (predicated).

<u>SQRSHRN</u>: Signed saturating rounding shift right narrow by immediate and interleave.

<u>SQRSHRNB</u>: Signed saturating rounding shift right narrow by immediate (bottom).

<u>SQRSHRNT</u>: Signed saturating rounding shift right narrow by immediate (top).

<u>SQRSHRUN</u>: Signed saturating rounding shift right unsigned narrow by immediate and interleave.

<u>SQRSHRUNB</u>: Signed saturating rounding shift right unsigned narrow by immediate (bottom).

<u>SQRSHRUNT</u>: Signed saturating rounding shift right unsigned narrow by immediate (top).

SQSHL (immediate): Signed saturating shift left by immediate.

SOSHL (vectors): Signed saturating shift left by vector (predicated).

SQSHLR: Signed saturating shift left reversed vectors (predicated).

SQSHLU: Signed saturating shift left unsigned by immediate.

<u>SQSHRNB</u>: Signed saturating shift right narrow by immediate (bottom).

SQSHRNT: Signed saturating shift right narrow by immediate (top).

<u>SQSHRUNB</u>: Signed saturating shift right unsigned narrow by immediate (bottom).

<u>SOSHRUNT</u>: Signed saturating shift right unsigned narrow by immediate (top).

<u>SQSUB (immediate)</u>: Signed saturating subtract immediate (unpredicated).

<u>SQSUB</u> (vectors, predicated): Signed saturating subtraction (predicated).

<u>SQSUB</u> (vectors, unpredicated): Signed saturating subtract vectors (unpredicated).

<u>SQSUBR</u>: Signed saturating subtraction reversed vectors (predicated).

<u>SQXTNB</u>: Signed saturating extract narrow (bottom).

<u>SQXTNT</u>: Signed saturating extract narrow (top).

<u>SQXTUNB</u>: Signed saturating unsigned extract narrow (bottom).

SQXTUNT: Signed saturating unsigned extract narrow (top).

SRHADD: Signed rounding halving addition.

SRI: Shift right and insert (immediate).

<u>SRSHL</u>: Signed rounding shift left by vector (predicated).

SRSHLR: Signed rounding shift left reversed vectors (predicated).

SRSHR: Signed rounding shift right by immediate.

SRSRA: Signed rounding shift right and accumulate (immediate).

SSHLLB: Signed shift left long by immediate (bottom).

SSHLLT: Signed shift left long by immediate (top).

SSRA: Signed shift right and accumulate (immediate).

SSUBLB: Signed subtract long (bottom).

<u>SSUBLBT</u>: Signed subtract long (bottom - top).

SSUBLT: Signed subtract long (top).

SSUBLTB: Signed subtract long (top - bottom).

SSUBWB: Signed subtract wide (bottom).

SSUBWT: Signed subtract wide (top).

<u>ST1B (scalar plus immediate, consecutive registers)</u>: Contiguous store of bytes from multiple consecutive vectors (immediate index).

<u>ST1B (scalar plus immediate, single register)</u>: Contiguous store bytes from vector (immediate index).

<u>ST1B (scalar plus scalar, consecutive registers)</u>: Contiguous store of bytes from multiple consecutive vectors (scalar index).

<u>ST1B (scalar plus scalar, single register)</u>: Contiguous store bytes from vector (scalar index).

<u>ST1B (scalar plus vector)</u>: Scatter store bytes from a vector (vector index).

<u>ST1B (vector plus immediate)</u>: Scatter store bytes from a vector (immediate index).

<u>ST1D</u> (scalar plus immediate, consecutive registers): Contiguous store of doublewords from multiple consecutive vectors (immediate index).

<u>ST1D</u> (scalar plus immediate, single register): Contiguous store doublewords from vector (immediate index).

<u>ST1D</u> (scalar plus scalar, consecutive registers): Contiguous store of doublewords from multiple consecutive vectors (scalar index).

<u>ST1D</u> (scalar plus scalar, single register): Contiguous store doublewords from vector (scalar index).

<u>ST1D (scalar plus vector)</u>: Scatter store doublewords from a vector (vector index).

<u>ST1D (vector plus immediate)</u>: Scatter store doublewords from a vector (immediate index).

<u>ST1H (scalar plus immediate, consecutive registers)</u>: Contiguous store of halfwords from multiple consecutive vectors (immediate index).

<u>ST1H (scalar plus immediate, single register)</u>: Contiguous store halfwords from vector (immediate index).

<u>ST1H (scalar plus scalar, consecutive registers)</u>: Contiguous store of halfwords from multiple consecutive vectors (scalar index).

<u>ST1H</u> (scalar plus scalar, single register): Contiguous store halfwords from vector (scalar index).

<u>ST1H (scalar plus vector)</u>: Scatter store halfwords from a vector (vector index).

<u>ST1H (vector plus immediate)</u>: Scatter store halfwords from a vector (immediate index).

ST1Q: Scatter store quadwords.

<u>ST1W (scalar plus immediate, consecutive registers)</u>: Contiguous store of words from multiple consecutive vectors (immediate index).

<u>ST1W (scalar plus immediate, single register)</u>: Contiguous store words from vector (immediate index).

<u>ST1W (scalar plus scalar, consecutive registers)</u>: Contiguous store of words from multiple consecutive vectors (scalar index).

<u>ST1W (scalar plus scalar, single register)</u>: Contiguous store words from vector (scalar index).

<u>ST1W (scalar plus vector)</u>: Scatter store words from a vector (vector index).

<u>ST1W (vector plus immediate)</u>: Scatter store words from a vector (immediate index).

<u>ST2B</u> (scalar plus immediate): Contiguous store two-byte structures from two vectors (immediate index).

<u>ST2B (scalar plus scalar)</u>: Contiguous store two-byte structures from two vectors (scalar index).

<u>ST2D</u> (scalar plus immediate): Contiguous store two-doubleword structures from two vectors (immediate index).

<u>ST2D (scalar plus scalar)</u>: Contiguous store two-doubleword structures from two vectors (scalar index).

<u>ST2H</u> (scalar plus immediate): Contiguous store two-halfword structures from two vectors (immediate index).

<u>ST2H (scalar plus scalar)</u>: Contiguous store two-halfword structures from two vectors (scalar index).

<u>ST2Q (scalar plus immediate)</u>: Contiguous store two-quadword structures from two vectors (immediate index).

<u>ST2Q (scalar plus scalar)</u>: Contiguous store two-quadword structures from two vectors (scalar index).

<u>ST2W (scalar plus immediate)</u>: Contiguous store two-word structures from two vectors (immediate index).

<u>ST2W (scalar plus scalar)</u>: Contiguous store two-word structures from two vectors (scalar index).

<u>ST3B (scalar plus immediate)</u>: Contiguous store three-byte structures from three vectors (immediate index).

<u>ST3B (scalar plus scalar)</u>: Contiguous store three-byte structures from three vectors (scalar index).

<u>ST3D</u> (scalar plus immediate): Contiguous store three-doubleword structures from three vectors (immediate index).

<u>ST3D</u> (scalar plus scalar): Contiguous store three-doubleword structures from three vectors (scalar index).

<u>ST3H</u> (scalar plus immediate): Contiguous store three-halfword structures from three vectors (immediate index).

<u>ST3H (scalar plus scalar)</u>: Contiguous store three-halfword structures from three vectors (scalar index).

<u>ST3Q</u> (scalar plus immediate): Contiguous store three-quadword structures from three vectors (immediate index).

<u>ST3Q (scalar plus scalar)</u>: Contiguous store three-quadword structures from three vectors (scalar index).

<u>ST3W (scalar plus immediate)</u>: Contiguous store three-word structures from three vectors (immediate index).

<u>ST3W (scalar plus scalar)</u>: Contiguous store three-word structures from three vectors (scalar index).

<u>ST4B</u> (scalar plus immediate): Contiguous store four-byte structures from four vectors (immediate index).

<u>ST4B (scalar plus scalar)</u>: Contiguous store four-byte structures from four vectors (scalar index).

<u>ST4D</u> (scalar plus immediate): Contiguous store four-doubleword structures from four vectors (immediate index).

<u>ST4D (scalar plus scalar)</u>: Contiguous store four-doubleword structures from four vectors (scalar index).

<u>ST4H (scalar plus immediate)</u>: Contiguous store four-halfword structures from four vectors (immediate index).

<u>ST4H (scalar plus scalar)</u>: Contiguous store four-halfword structures from four vectors (scalar index).

<u>ST4Q (scalar plus immediate)</u>: Contiguous store four-quadword structures from four vectors (immediate index).

<u>ST4Q (scalar plus scalar)</u>: Contiguous store four-quadword structures from four vectors (scalar index).

<u>ST4W (scalar plus immediate)</u>: Contiguous store four-word structures from four vectors (immediate index).

<u>ST4W (scalar plus scalar)</u>: Contiguous store four-word structures from four vectors (scalar index).

<u>STNT1B</u> (scalar plus immediate, consecutive registers): Contiguous store non-temporal of bytes from multiple consecutive vectors (immediate index).

<u>STNT1B</u> (scalar plus immediate, single register): Contiguous store non-temporal bytes from vector (immediate index).

<u>STNT1B</u> (scalar plus scalar, consecutive registers): Contiguous store non-temporal of bytes from multiple consecutive vectors (scalar index).

<u>STNT1B</u> (<u>scalar plus scalar, single register</u>): Contiguous store non-temporal bytes from vector (scalar index).

STNT1B (vector plus scalar): Scatter store non-temporal bytes.

<u>STNT1D</u> (scalar plus immediate, consecutive registers): Contiguous store non-temporal of doublewords from multiple consecutive vectors (immediate index).

<u>STNT1D</u> (<u>scalar plus immediate</u>, <u>single register</u>): Contiguous store non-temporal doublewords from vector (immediate index).

<u>STNT1D</u> (<u>scalar plus scalar, consecutive registers</u>): Contiguous store non-temporal of doublewords from multiple consecutive vectors (scalar index).

<u>STNT1D</u> (<u>scalar plus scalar, single register</u>): Contiguous store non-temporal doublewords from vector (scalar index).

STNT1D (vector plus scalar): Scatter store non-temporal doublewords.

<u>STNT1H</u> (scalar plus immediate, consecutive registers): Contiguous store non-temporal of halfwords from multiple consecutive vectors (immediate index).

<u>STNT1H</u> (scalar plus immediate, single register): Contiguous store non-temporal halfwords from vector (immediate index).

<u>STNT1H</u> (scalar plus scalar, consecutive registers): Contiguous store non-temporal of halfwords from multiple consecutive vectors (scalar index).

<u>STNT1H</u> (scalar plus scalar, single register): Contiguous store non-temporal halfwords from vector (scalar index).

<u>STNT1H (vector plus scalar)</u>: Scatter store non-temporal halfwords.

<u>STNT1W</u> (scalar plus immediate, consecutive registers): Contiguous store non-temporal of words from multiple consecutive vectors (immediate index).

<u>STNT1W (scalar plus immediate, single register)</u>: Contiguous store non-temporal words from vector (immediate index).

<u>STNT1W</u> (<u>scalar plus scalar, consecutive registers</u>): Contiguous store non-temporal of words from multiple consecutive vectors (scalar index).

<u>STNT1W (scalar plus scalar, single register)</u>: Contiguous store non-temporal words from vector (scalar index).

STNT1W (vector plus scalar): Scatter store non-temporal words.

STR (predicate): Store predicate register.

STR (vector): Store vector register.

SUB (immediate): Subtract immediate (unpredicated).

SUB (vectors, predicated): Subtract vectors (predicated).

SUB (vectors, unpredicated): Subtract vectors (unpredicated).

SUBHNB: Subtract narrow high part (bottom).

SUBHNT: Subtract narrow high part (top).

SUBR (immediate): Reversed subtract from immediate (unpredicated).

SUBR (vectors): Reversed subtract vectors (predicated).

SUDOT: Signed by unsigned integer indexed dot product.

SUNPKHI, SUNPKLO: Signed unpack and extend half of vector.

SUQADD: Signed saturating addition of unsigned value.

SXTB, SXTH, SXTW: Signed byte / halfword / word extend (predicated).

<u>TBL</u>: Programmable table lookup in one or two vector table (zeroing).

<u>TBLQ</u>: Programmable table lookup within each quadword vector segment (zeroing).

<u>TBX</u>: Programmable table lookup in single vector table (merging).

<u>TBXQ</u>: Programmable table lookup within each quadword vector segment (merging).

TRN1, TRN2 (predicates): Interleave even or odd elements from two predicates.

TRN1, TRN2 (vectors): Interleave even or odd elements from two vectors.

<u>UABA</u>: Unsigned absolute difference and accumulate.

<u>UABALB</u>: Unsigned absolute difference and accumulate long (bottom).

<u>UABALT</u>: Unsigned absolute difference and accumulate long (top).

<u>UABD</u>: Unsigned absolute difference (predicated).

<u>UABDLB</u>: Unsigned absolute difference long (bottom).

<u>UABDLT</u>: Unsigned absolute difference long (top).

UADALP: Unsigned add and accumulate long pairwise.

UADDLB: Unsigned add long (bottom).

UADDLT: Unsigned add long (top).

UADDV: Unsigned add reduction to scalar.

<u>UADDWB</u>: Unsigned add wide (bottom).

<u>UADDWT</u>: Unsigned add wide (top).

<u>UCLAMP</u>: Unsigned clamp to minimum/maximum vector.

<u>UCVTF</u>: Unsigned integer convert to floating-point (predicated).

UDIV: Unsigned divide (predicated).

UDIVR: Unsigned reversed divide (predicated).

<u>UDOT (2-way, indexed)</u>: Unsigned integer indexed dot product.

UDOT (2-way, vectors): Unsigned integer dot product.

<u>UDOT (4-way, indexed)</u>: Unsigned integer indexed dot product.

UDOT (4-way, vectors): Unsigned integer dot product.

<u>UHADD</u>: Unsigned halving addition.

<u>UHSUB</u>: Unsigned halving subtract.

<u>UHSUBR</u>: Unsigned halving subtract reversed vectors.

<u>UMAX (immediate)</u>: Unsigned maximum with immediate (unpredicated).

<u>UMAX (vectors)</u>: Unsigned maximum vectors (predicated).

UMAXP: Unsigned maximum pairwise.

<u>UMAXQV</u>: Unsigned maximum reduction of quadword vector segments.

<u>UMAXV</u>: Unsigned maximum reduction to scalar.

<u>UMIN</u> (immediate): Unsigned minimum with immediate (unpredicated).

UMIN (vectors): Unsigned minimum vectors (predicated).

<u>UMINP</u>: Unsigned minimum pairwise.

<u>UMINOV</u>: Unsigned minimum reduction of quadword vector segments.

<u>UMINV</u>: Unsigned minimum reduction to scalar.

<u>UMLALB (indexed)</u>: Unsigned multiply-add long to accumulator (bottom, indexed).

<u>UMLALB (vectors)</u>: Unsigned multiply-add long to accumulator (bottom).

<u>UMLALT (indexed)</u>: Unsigned multiply-add long to accumulator (top, indexed).

<u>UMLALT (vectors)</u>: Unsigned multiply-add long to accumulator (top).

<u>UMLSLB (indexed)</u>: Unsigned multiply-subtract long from accumulator (bottom, indexed).

<u>UMLSLB</u> (vectors): Unsigned multiply-subtract long from accumulator (bottom).

<u>UMLSLT (indexed)</u>: Unsigned multiply-subtract long from accumulator (top, indexed).

<u>UMLSLT (vectors)</u>: Unsigned multiply-subtract long from accumulator (top).

<u>UMMLA</u>: Unsigned integer matrix multiply-accumulate.

<u>UMULH (predicated)</u>: Unsigned multiply returning high half (predicated).

<u>UMULH (unpredicated)</u>: Unsigned multiply returning high half (unpredicated).

<u>UMULLB (indexed)</u>: Unsigned multiply long (bottom, indexed).

<u>UMULLB (vectors)</u>: Unsigned multiply long (bottom).

<u>UMULLT (indexed)</u>: Unsigned multiply long (top, indexed).

<u>UMULLT (vectors)</u>: Unsigned multiply long (top).

<u>UQADD (immediate)</u>: Unsigned saturating add immediate (unpredicated).

<u>UQADD</u> (vectors, predicated): Unsigned saturating addition (predicated).

<u>UQADD</u> (vectors, unpredicated): Unsigned saturating add vectors (unpredicated).

<u>UQCVTN</u>: Unsigned saturating extract narrow and interleave.

<u>UQDECB</u>: Unsigned saturating decrement scalar by multiple of 8-bit predicate constraint element count.

<u>UQDECD</u> (scalar): Unsigned saturating decrement scalar by multiple of 64-bit predicate constraint element count.

<u>UQDECD</u> (vector): Unsigned saturating decrement vector by multiple of 64-bit predicate constraint element count.

<u>UQDECH</u> (scalar): Unsigned saturating decrement scalar by multiple of 16-bit predicate constraint element count.

<u>UQDECH</u> (vector): Unsigned saturating decrement vector by multiple of 16-bit predicate constraint element count.

<u>UQDECP (scalar)</u>: Unsigned saturating decrement scalar by count of true predicate elements.

<u>UQDECP</u> (vector): Unsigned saturating decrement vector by count of true predicate elements.

<u>UQDECW</u> (scalar): Unsigned saturating decrement scalar by multiple of 32-bit predicate constraint element count.

<u>UQDECW (vector)</u>: Unsigned saturating decrement vector by multiple of 32-bit predicate constraint element count.

<u>UQINCB</u>: Unsigned saturating increment scalar by multiple of 8-bit predicate constraint element count.

<u>UQINCD</u> (scalar): Unsigned saturating increment scalar by multiple of 64-bit predicate constraint element count.

<u>UQINCD</u> (vector): Unsigned saturating increment vector by multiple of 64-bit predicate constraint element count.

<u>UQINCH</u> (scalar): Unsigned saturating increment scalar by multiple of 16-bit predicate constraint element count.

<u>UQINCH (vector)</u>: Unsigned saturating increment vector by multiple of 16-bit predicate constraint element count.

<u>UQINCP (scalar)</u>: Unsigned saturating increment scalar by count of true predicate elements.

<u>UQINCP (vector)</u>: Unsigned saturating increment vector by count of true predicate elements.

<u>UQINCW (scalar)</u>: Unsigned saturating increment scalar by multiple of 32-bit predicate constraint element count.

<u>UQINCW (vector)</u>: Unsigned saturating increment vector by multiple of 32-bit predicate constraint element count.

UQRSHL: Unsigned saturating rounding shift left by vector (predicated).

<u>UQRSHLR</u>: Unsigned saturating rounding shift left reversed vectors (predicated).

<u>UQRSHRN</u>: Unsigned saturating rounding shift right narrow by immediate and interleave.

<u>UQRSHRNB</u>: Unsigned saturating rounding shift right narrow by immediate (bottom).

<u>UQRSHRNT</u>: Unsigned saturating rounding shift right narrow by immediate (top).

<u>UQSHL (immediate)</u>: Unsigned saturating shift left by immediate.

<u>UQSHL</u> (vectors): Unsigned saturating shift left by vector (predicated).

<u>UQSHLR</u>: Unsigned saturating shift left reversed vectors (predicated).

<u>UQSHRNB</u>: Unsigned saturating shift right narrow by immediate (bottom).

<u>UQSHRNT</u>: Unsigned saturating shift right narrow by immediate (top).

<u>UQSUB (immediate)</u>: Unsigned saturating subtract immediate (unpredicated).

<u>UQSUB</u> (vectors, predicated): Unsigned saturating subtraction (predicated).

<u>UQSUB</u> (vectors, unpredicated): Unsigned saturating subtract vectors (unpredicated).

<u>UQSUBR</u>: Unsigned saturating subtraction reversed vectors (predicated).

<u>UQXTNB</u>: Unsigned saturating extract narrow (bottom).

<u>UQXTNT</u>: Unsigned saturating extract narrow (top).

<u>URECPE</u>: Unsigned reciprocal estimate (predicated).

<u>URHADD</u>: Unsigned rounding halving addition.

<u>URSHL</u>: Unsigned rounding shift left by vector (predicated).

<u>URSHLR</u>: Unsigned rounding shift left reversed vectors (predicated).

URSHR: Unsigned rounding shift right by immediate.

<u>URSORTE</u>: Unsigned reciprocal square root estimate (predicated).

<u>URSRA</u>: Unsigned rounding shift right and accumulate (immediate).

<u>USDOT (indexed)</u>: Unsigned by signed integer indexed dot product.

<u>USDOT (vectors)</u>: Unsigned by signed integer dot product.

<u>USHLLB</u>: Unsigned shift left long by immediate (bottom).

<u>USHLLT</u>: Unsigned shift left long by immediate (top).

<u>USMMLA</u>: Unsigned by signed integer matrix multiply-accumulate.

<u>USQADD</u>: Unsigned saturating addition of signed value.

<u>USRA</u>: Unsigned shift right and accumulate (immediate).

<u>USUBLB</u>: Unsigned subtract long (bottom).

<u>USUBLT</u>: Unsigned subtract long (top).

<u>USUBWB</u>: Unsigned subtract wide (bottom).

<u>USUBWT</u>: Unsigned subtract wide (top).

UUNPKHI, **UUNPKLO**: Unsigned unpack and extend half of vector.

<u>UXTB</u>, <u>UXTH</u>, <u>UXTW</u>: Unsigned byte / halfword / word extend (predicated).

<u>UZP1, UZP2 (predicates)</u>: Concatenate even or odd elements from two predicates.

<u>UZP1</u>, <u>UZP2</u> (<u>vectors</u>): Concatenate even or odd elements from two vectors.

<u>UZPQ1</u>: Concatenate even elements within each pair of quadword vector segments.

<u>UZPQ2</u>: Concatenate odd elements within each pair of quadword vector segments.

<u>WHILEGE</u> (<u>predicate as counter</u>): While decrementing signed scalar greater than or equal to scalar (predicate-as-counter).

<u>WHILEGE</u> (<u>predicate pair</u>): While decrementing signed scalar greater than or equal to scalar (pair of predicates).

<u>WHILEGE (predicate)</u>: While decrementing signed scalar greater than or equal to scalar.

<u>WHILEGT (predicate as counter)</u>: While decrementing signed scalar greater than scalar (predicate-as-counter).

<u>WHILEGT (predicate pair)</u>: While decrementing signed scalar greater than scalar (pair of predicates).

<u>WHILEGT (predicate)</u>: While decrementing signed scalar greater than scalar.

<u>WHILEHI</u> (<u>predicate as counter</u>): While decrementing unsigned scalar higher than scalar (predicate-as-counter).

WHILEHI (predicate pair): While decrementing unsigned scalar higher than scalar (pair of predicates).

<u>WHILEHI</u> (<u>predicate</u>): While decrementing unsigned scalar higher than scalar.

<u>WHILEHS</u> (<u>predicate as counter</u>): While decrementing unsigned scalar higher or same as scalar (predicate-as-counter).

<u>WHILEHS</u> (<u>predicate pair</u>): While decrementing unsigned scalar higher or same as scalar (pair of predicates).

<u>WHILEHS (predicate)</u>: While decrementing unsigned scalar higher or same as scalar.

<u>WHILELE</u> (<u>predicate as counter</u>): While incrementing signed scalar less than or equal to scalar (predicate-as-counter).

WHILELE (predicate pair): While incrementing signed scalar less than or equal to scalar (pair of predicates).

<u>WHILELE</u> (<u>predicate</u>): While incrementing signed scalar less than or equal to scalar.

<u>WHILELO</u> (<u>predicate as counter</u>): While incrementing unsigned scalar lower than scalar (predicate-as-counter).

<u>WHILELO (predicate pair)</u>: While incrementing unsigned scalar lower than scalar (pair of predicates).

<u>WHILELO (predicate)</u>: While incrementing unsigned scalar lower than scalar.

<u>WHILELS</u> (<u>predicate as counter</u>): While incrementing unsigned scalar lower or same as scalar (predicate-as-counter).

WHILELS (predicate pair): While incrementing unsigned scalar lower or same as scalar (pair of predicates).

<u>WHILELS (predicate)</u>: While incrementing unsigned scalar lower or same as scalar.

<u>WHILELT</u> (<u>predicate as counter</u>): While incrementing signed scalar less than scalar (predicate-as-counter).

<u>WHILELT (predicate pair)</u>: While incrementing signed scalar less than scalar (pair of predicates).

WHILELT (predicate): While incrementing signed scalar less than scalar.

WHILERW: While free of read-after-write conflicts.

WHILEWR: While free of write-after-read/write conflicts.

WRFFR: Write the first-fault register.

XAR: Bitwise exclusive OR and rotate right by immediate.

ZIP1, ZIP2 (predicates): Interleave elements from two half predicates.

ZIP1, ZIP2 (vectors): Interleave elements from two half vectors.

<u>ZIPQ1</u>: Interleave elements from low halves of each pair of quadword vector segments.

<u>ZIPQ2</u>: Interleave elements from high halves of each pair of quadword vector segments.

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> Instructions Instructions Instructions Encoding

Internal version only: is a v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu