AArch64
Instructions

Index by Encoding

External Registers

GICC_APR<n>, CPU Interface Active Priorities Registers, n = 0 - 3

The GICC APR<n> characteristics are:

Purpose

Provides information about interrupt active priorities.

Configuration

This register is present only when FEAT_GICv3_LEGACY is implemented. Otherwise, direct accesses to GICC APR<n> are res0.

The contents of these registers are implementation defined with the one architectural requirement that the value 0×00000000 is consistent with no interrupts being active.

When <u>GICD_CTLR</u>.DS == 0, these registers are Banked, and Non-secure accesses do not affect Secure operation. The Secure copies of these registers hold active priorities for Group 0 interrupts, and the Non-secure copies provide a Non-secure view of the active priorities for Group 1 interrupts.

GICC_APR1 is only implemented in implementations that support 6 or more bits of priority. GICC_APR2 and GICC_APR3 are only implemented in implementations that support 7 bits of priority.

When <u>GICD_CTLR</u>.DS==1, these registers hold the active priorities for Group 0 interrupts, and the active priorities for Group 1 interrupts are held by the <u>GICC_NSAPR<n></u> registers.

Attributes

GICC_APR<n> is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

IMPLEMENTATION DEFINED

IMPLEMENTATION DEFINED, bits [31:0]

implementation defined.

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

Accessing GICC_APR<n>

These registers are used only when System register access is not enabled. When System register access is enabled the following registers provide equivalent functionality:

- In AArch64:
 - ∘ For Group 0, ICC APOR<n> EL1.
 - ∘ For Group 1, ICC AP1R<n> EL1.
- In AArch32:
 - ∘ For Group 0, <u>ICC APOR<n></u>.
 - For Group 1, ICC AP1R<n>.

GICC APR<n> can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
GIC CPU	$0 \times 00 D0 + (4)$	GICC_APR <n></n>
interface	* n)	

This interface is accessible as follows:

- When GICD CTLR.DS == 0, accesses to this register are **RW**.
- When an access is Secure, accesses to this register are **RW**.
- When an access is Non-secure, accesses to this register are RW.

AArch32	AArch64	AArch32	AArch64	Index by	External
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.