AArch64 Instructions Index by Encoding

External Registers

# ERRCRICRO, Critical Error Interrupt Configuration Register 0

The ERRCRICRO characteristics are:

## **Purpose**

Critical Error Interrupt configuration register.

# **Configuration**

This register is present only when (the Critical Error Interrupt is implemented or the implementation does not use the recommended layout for the ERRIRQCR registers) and interrupt configuration registers are implemented. Otherwise, direct accesses to ERRCRICRO are res0.

ERRCRICRO is implemented only as part of a memory-mapped group of error records.

#### **Attributes**

ERRCRICRO is a 64-bit register.

### Field descriptions

When the Critical Error Interrupt is implemented, the implementation uses the recommended layout for the ERRIRQCR registers and the implementation uses simple interrupts:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RES0
RES0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### Bits [63:0]

Reserved, res0.

# When the implementation uses message-signaled interrupts, the Critical Error Interrupt is implemented and the implementation uses the recommended layout for the ERRIRQCR registers:

63 62 61 60 59 58 57 56	55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32
RESO	ADDR

RES0	ADDR	
	ADDR	RES0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### Bits [63:56]

Reserved, res0.

#### **ADDR**, bits [55:2]

Message Signaled Interrupt address. (ERRCRICR0.ADDR << 2) is the address that the component writes to when signaling the Critical Error Interrupt. Bits [1:0] of the address are always zero.

The physical address size supported by the component is implementation defined. Unimplemented high-order physical address bits are res0.

The reset behavior of this field is:

• On an Error recovery reset, this field resets to an architecturally unknown value.

#### Bits [1:0]

Reserved, res0.

# When the implementation does not use the recommended layout for the ERRIRQCR registers:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

05 02 01 00 55 50 57 50 55 51 55 52 51 50 15 10 17 10 15 11 15 12 11 10 55 50 57 50 55 51 55 52						
IMPLEMENTATION DEFINED						
IMPLEMENTATION DEFINED						
II II ZZI IZIVI VITORI ZZI INIZZ						
IMPLEMENTATION DEFINED						
IMPLEMENTATION DEFINED						

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### **IMPLEMENTATION DEFINED, bits [63:0]**

implementation defined.

# **Accessing ERRCRICRO**

If the implementation does not use the recommended layout for the ERRIRQCR registers then accesses to ERRCRICRO are implementation defined.

#### ERRCRICRO can be accessed through the memory-mapped interfaces:

Component	Offset Instance	
RAS	0xEA0	ERRCRICR0

This interface is accessible as follows:

- When the implementation uses message-signaled interrupts, (an
  access is Non-secure or an access is Realm), the implementation
  uses the recommended layout for the ERRIRQCR registers and
  ERRCRICR2.NSMSI configures the physical address space for
  message-signaled interrupts as Secure, accesses to this register are
  RO.
- Otherwise, accesses to this register are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.