<u>SME</u>	Index by	<u>Sh</u>
<u>ructions</u>	<b>Encoding</b>	Pseud

Base Instructions

SIMD&FP **Instructions** 

SVE Instructions

Instr

# MOV (to general)

Move vector element to general-purpose register. This instruction reads the unsigned integer from the source SIMD&FP register, zero-extends it to form a 32-bit or 64-bit value, and writes the result to the destination generalpurpose register.

Depending on the settings in the CPACR EL1, CPTR EL2, and CPTR EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This is an alias of UMOV. This means:

- The encodings in this description are named to match the encodings of **UMOV**.
- The description of **UMOV** gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 imm5

# 32-bit (Q == 0 && imm5 == xx100)

```
MOV <Wd>, <Vn>.S[<index>]
is equivalent to
   UMOV <Wd>, <Vn>.S[<index>]
```

and is always the preferred disassembly.

## 64-bit (Q == 1 && imm5 == x1000)

```
MOV <Xd>, <Vn>.D[<index>]
is equivalent to
```

and is always the preferred disassembly.

#### **Assembler Symbols**

< Wd >Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.

< Xd >Is the 64-bit name of the general-purpose destination

register, encoded in the "Rd" field.

<vn></vn>	Is the name of the SIMD&FP source register, encoded in the "Rn" field.
<index></index>	For the 32-bit variant: is the element index encoded in "imm $5 < 4:3 >$ ".
	For the 64-bit variant: is the element index encoded in

### **Operation**

The description of <u>UMOV</u> gives the operational pseudocode for this instruction.

### **Operational information**

#### If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

"imm5<4>".

- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	<u>Index by</u>
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu