AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

## GICD\_IGRPMODR<n>, Interrupt Group Modifier Registers, n = 0 - 31

The GICD IGRPMODR<n> characteristics are:

### **Purpose**

When <u>GICD\_CTLR</u>.DS==0, this register together with the <u>GICD\_IGROUPR<n></u> registers, controls whether the corresponding interrupt is in:

- Secure Group 0.
- Non-secure Group 1.
- Secure Group 1.

### **Configuration**

When GICD CTLR.DS==0, these registers are Secure.

The number of implemented <u>GICD\_IGROUPR<n></u> registers is (<u>GICD\_TYPER</u>.ITLinesNumber+1). Registers are numbered from 0.

When <u>GICD\_CTLR</u>.ARE\_S==0 or <u>GICD\_CTLR</u>.DS==1, the GICD\_IGRPMODR<n> registers are res0. An implementation can make these registers RAZ/WI in this case.

#### **Attributes**

GICD\_IGRPMODR<n> is a 32-bit register.

### Field descriptions

31 30 29 28 2

Group\_modifier\_bit31Group\_modifier\_bit30Group\_modifier\_bit29Group\_modifier\_bit28Group\_modif

### Group\_modifier\_bit<x>, bit [x], for x = 31 to 0

Group modifier bit. When affinity routing is enabled for the Security state of an interrupt, the bit that corresponds to the interrupt is concatenated with the equivalent bit in <a href="GICD\_IGROUPR<n">GICD\_IGROUPR<n</a> to form a 2-bit field that defines an interrupt group:

Group modifier bit	Group status bit	Definition	Short name
0b0	0d0	Secure Group 0	G0S
0d0	0b1	Non- secure Group 1	G1NS
0b1	0b0	Secure Group 1	G1S
0b1	0b1	Reserved, treated as Non- secure Group 1	-

The reset behavior of this field is:

• On a GIC reset, this field resets to 0.

For INTID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICD\_IGRPMODR<n> number, n, is given by n = m DIV 32.
- The offset of the required GICD IGRPMODR is (0x080 + (4\*n)).
- The bit number of the required group modifier bit in this register is m MOD 32.

See <u>GICD\_IGROUPR<n></u> for information about the GICD\_IGRPMODR0 reset value.

## Accessing GICD\_IGRPMODR<n>

When affinity routing is enabled for Secure state, GICD\_IGRPMODR0 is res0 and equivalent functionality is proved by GICR\_IGRPMODR0.

When <u>GICD\_CTLR</u>.DS==0, the register is RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

#### Note

Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than one time. The effect of the change must be visible in finite time.

# GICD\_IGRPMODR<n> can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Distributor	Dist_base	0x0D00 + (4 * n)	GICD_IGRPMODR <n></n>

Accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.