AArch64
Instructions

Index by Encoding External Registers

ID_ISAR6_EL1, AArch32 Instruction Set Attribute Register 6

The ID ISAR6 EL1 characteristics are:

Purpose

Provides information about the instruction sets implemented by the PE in AArch32 state.

Must be interpreted with <u>ID_ISAR0_EL1</u>, <u>ID_ISAR1_EL1</u>, <u>ID_ISAR2_EL1</u>, <u>ID_ISAR3_EL1</u>, <u>ID_ISAR4_EL1</u> and <u>ID_ISAR5_EL1</u>.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

Configuration

AArch64 System register ID_ISAR6_EL1 bits [31:0] are architecturally mapped to AArch32 System register ID_ISAR6[31:0].

Note

Prior to the introduction of the features described by this register, this register was unnamed and reserved, res0 from EL1, EL2, and EL3.

Attributes

ID_ISAR6_EL1 is a 64-bit register.

Field descriptions

When AArch32 is supported:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

	RES0									
CLRBHB	I8MM	BF16	SPECRES	SB	FHM	DP		JSC	TV:	•
31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	- 3	2	1	0

Bits [63:32]

Reserved, res0.

CLRBHB, bits [31:28]

Indicates support for the CLRBHB instruction in AArch32 state. Defined values are:

CLRBHB	Meaning
000000	CLRBHB instruction is not
	implemented.
0b0001	CLRBHB instruction is
	implemented.

All other values are reserved.

FEAT CLRBHB implements the functionality identified by 0b0001.

From Armv8.9, the value 0b0000 is not permitted.

I8MM, bits [27:24]

Indicates support for Advanced SIMD and floating-point Int8 matrix multiplication instructions in AArch32 state. Defined values of this field are:

I8MM	Meaning
000000	Int8 matrix multiplication
	instructions are not
	implemented.
0b0001	VSMMLA, VSUDOT, VUMMLA,
	VUSMMLA, and VUSDOT
	instructions are implemented.

All other values are reserved.

FEAT AA32I8MM implements the functionality identified by 0b0001.

BF16, bits [23:20]

Indicates support for Advanced SIMD and floating-point BFloat16 instructions in AArch32 state. Defined values are:

BF16	Meaning
0b0000	BFloat16 instructions are not
	implemented.
0b0001	VCVT, VCVTB, VCVTT, VDOT,
	VFMAB, VFMAT, and VMMLA
	instructions with BF16 operand
	or result types are
	implemented.

All other values are reserved.

FEAT AA32BF16 implements the functionality identified by 0b0001.

SPECRES, bits [19:16]

Indicates support for prediction invalidation instructions in AArch32 state. Defined values are:

SPECRES	Meaning				
0b0000	Prediction invalidation				
	instructions are not				
	implemented.				
0b0001	CFPRCTX, DVPRCTX, and				
	CPPRCTX instructions are				
	implemented.				
0b0010	As 0b0001, and COSPRCTX				
	instruction is implemented.				

All other values are reserved.

FEAT SPECRES implements the functionality identified by 0b0001.

FEAT SPECRES2 implements the functionality identified by 0b0010.

From Armv8.5, the value <code>0b0000</code> is not permitted.

From Armv8.9, the value 0b0001 is not permitted.

SB, bits [15:12]

Indicates support for the SB instruction in AArch32 state. Defined values are:

SB	Meaning
0b0000	SB instruction is not
	implemented.
0b0001	SB instruction is implemented.

All other values are reserved.

FEAT SB implements the functionality identified by 0b0001.

From Armv8.5, the only permitted value is 0b0001.

FHM, bits [11:8]

Indicates support for Advanced SIMD and floating-point VFMAL and VFMSL instructions in AArch32 state. Defined values are:

000000	VFMAL and VMFSL
	instructions are not
	implemented.
0b0001	VFMAL and VMFSL
	instructions are implemented.

All other values are reserved.

FEAT_FHM implements the functionality identified by 0b0001.

From Armv8.2, the permitted values are 0b0000 and 0b0001.

DP, bits [7:4]

Indicates support for dot product instructions in AArch32 state. Defined values are:

DP	Meaning
0b0000	Dot product instructions are not
	implemented.
0b0001	VUDOT and VSDOT instructions
	are implemented.

All other values are reserved.

FEAT_DotProd implements the functionality identified by 0b0001.

In Armv8.2, the permitted values are 0b0000 and 0b0001.

From Armv8.4, the only permitted value is 0b0001.

JSCVT, bits [3:0]

Indicates support for the VJCVT instruction in AArch32 state. Defined values are:

JSCVT	Meaning
0b0000	The VJCVT instruction is not
	implemented.
0b0001	The VJCVT instruction is
	implemented.

All other values are reserved.

FEAT JSCVT implements the functionality identified by 0b0001.

In Armv8.0, Armv8.1, and Armv8.2, the only permitted value is 0b0000.

From Armv8.3, if Advanced SIMD or Floating-point is implemented, the only permitted value is 0b0001.

From Armv8.3, if Advanced SIMD or Floating-point is not implemented, the only permitted value is 0b0000.

Otherwise:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

03 02 01 00 39	<u> </u>	30 33	34 33	<u> </u>		49 40	9 4 /	40	43 44	+ 43	42	41	+0	<u> </u>	30	<u> </u>	<u> 30</u>	<u> </u>	34	<u> </u>	<u> </u>
						UNK	NOV	ΝN													
	UNKNOWN																				
31 30 29 28 27	26 25	24 23	22 21	20 19	18	17 16	5 15	14	13 12	2 11	10	9	8	7	6	5	4	3	2	1	0

Bits [63:0]

Reserved, unknown.

Accessing ID_ISAR6_EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, ID_ISAR6_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0010	0b111

```
if PSTATE.EL == ELO then
    if IsFeatureImplemented(FEAT IDST) then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &&
(IsFeatureImplemented(FEAT_FGT) | !
IsZero(ID_ISAR6_EL1) | boolean
IMPLEMENTATION DEFINED "ID ISAR6 EL1 trapped by
HCR_EL2.TID3") && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_ISAR6\_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ID_ISAR6_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID_ISAR6\_EL1;
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.