AArch32 AArch64 Instructions Instructions

Index by Encoding External Registers

HFGWTR_EL2, Hypervisor Fine-Grained Write Trap Register

The HFGWTR EL2 characteristics are:

Purpose

Provides controls for traps of MSR and MCR writes of System registers.

Configuration

This register is present only when FEAT_FGT is implemented. Otherwise, direct accesses to HFGWTR EL2 are undefined.

Attributes

HFGWTR EL2 is a 64-bit register.

Field descriptions

63	62	61	60	59	58	57	56
				nPOR_EL0	nPIR_EL1r	PIREO_EL	1nRCWMASK_EL1
SCXTNUM_ELO	SCXTNUM_EL1	SCTLR_EL1	RES0	PAR_EL1	RE	S 0	MAIR_EL1
31	30	29	28	27	26	25	24

nAMAIR2_EL1, bit [63] When FEAT AIE is implemented:

Trap MSR writes of AMAIR2 EL1 at EL1 using AArch64 to EL2.

0b0	If EL2 is implemented and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	SCR EL3.FGTEn == 1,
	then MSR writes of
	AMAIR2_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.
0b1	MSR writes of
	AMAIR2 EL1 are not
	trapped by this
	mechanism.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nMAIR2_EL1, bit [62] When FEAT_AIE is implemented:

Trap MSR writes of MAIR2 EL1 at EL1 using AArch64 to EL2.

nMAIR2 EL1	Meaning	
	1-104111119	

0b0 0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of MAIR2_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception. MSR writes of MAIR2_EL1 are not
	trapped by this mechanism.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nS2POR_EL1, bit [61] When FEAT_S2POE is implemented:

Trap MSR writes of <u>S2POR EL1</u> at EL1 using AArch64 to EL2.

nS2POR EL1	Meaning	

0b0	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of S2POR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception.
0b1	priority exception. MSR writes of
100	S2POR_EL1 are not trapped by this mechanism.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nPOR_EL1, bit [60] When FEAT_S1POE is implemented:

Trap MSR writes of POR EL1 at EL1 using AArch64 to EL2.

DOD EI 1	Maaning
_nPOR_EL1	Meaning
0b0	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR EL3.FGTEn == 1,
	then MSR writes of
	POR EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the write generates
	a higher priority exception.

0b1	MSR writes of POR_EL1 are
	not trapped by this
	mechanism.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nPOR_ELO, bit [59] When FEAT S1POE is implemented:

Trap MSR writes of POR ELO at EL1 using AArch64 to EL2.

nPOR_EL0	Meaning
0b0	If EL2 is implemented and
	enabled in the current
	Security state, <u>HCR_EL2</u> .
	$\{E2H, TGE\} != \{1, 1\}, and$
	either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MSR writes of
	POR_ELO at EL1 and EL0
	using AArch64 are trapped
	to EL2 and reported with
	EC syndrome value 0x18,
	unless the write generates
	a higher priority exception.
0b1	MSR writes of POR ELO are
	not trapped by this
	mechanism.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nPIR_EL1, bit [58] When FEAT S1PIE is implemented:

Trap MSR writes of PIR EL1 at EL1 using AArch64 to EL2.

nPIR_EL1	Meaning
0b0	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1, then
	MSR writes of PIR_EL1 at
	EL1 using AArch64 are
	trapped to EL2 and reported
	with EC syndrome value
	0x18, unless the write
	generates a higher priority
	exception.
0b1	MSR writes of PIR_EL1 are
	not trapped by this
	mechanism.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nPIREO_EL1, bit [57] When FEAT_S1PIE is implemented:

Trap MSR writes of PIREO EL1 at EL1 using AArch64 to EL2.

nPIREO_EL1	Meaning
------------	---------

060	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of PIREO_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher
0b1	priority exception. MSR writes of PIREO_EL1 are not trapped by this mechanism.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nRCWMASK_EL1, bit [56] When FEAT_THE is implemented:

Trap ${\tt MSR}$ or ${\tt MSRR}$ writes of RCWMASK_EL1 at EL1 using AArch64 to EL2.

nRCWMASK_EL1 N	Meaning
----------------	---------

0b0	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of RCWMASK_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception. MSR writes of
3.3 -	RCWMASK_EL1 are not trapped by this mechanism.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nTPIDR2_EL0, bit [55] When FEAT_SME is implemented:

Trap MSR writes of $\underline{\text{TPIDR2_EL0}}$ at EL1 and EL0 using AArch64 to EL2.

nTPIDR2_EL0	Meaning	

0b0 0b1	If EL2 is implemented and enabled in the current Security state, HCR_EL2.{E2H, TGE}! = {1, 1}, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of TPIDR2_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception. MSR writes of
0b1	1 5 1

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nSMPRI_EL1, bit [54] When FEAT_SME is implemented:

Trap MSR writes of SMPRI_EL1 at EL1 using AArch64 to EL2.

CMDDI EI 1	N/ !
nSMPRI EL1	Meaning
-	

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nGCS_EL1, bit [53] When FEAT_GCS is implemented:

Trap MSR writes of multiple System registers. Enables a trap on MSR writes at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- GCSCR EL1.
- GCSPR EL1.

nGCS_EL1 Meaning

0d0	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1,
	then MSR writes at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC
0b1	syndrome value 0x18, unless the write generates a higher priority exception. MSR writes of the System
	registers listed above are not trapped by this mechanism.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nGCS_EL0, bit [52] When FEAT_GCS is implemented:

- GCSCRE0 EL1.
- GCSPR ELO.

nGCS_EL0	Meaning

0d0	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes at EL1
	using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value 0x18,
0b1	unless the write generates a higher priority exception. MSR writes of the System
	registers listed above are not trapped by this mechanism.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

Bit [51]

Reserved, res0.

nACCDATA_EL1, bit [50] When FEAT_LS64_ACCDATA is implemented:

Trap MSR writes of ACCDATA_EL1 at EL1 using AArch64 to EL2.

nACCDATA_EL1	Meaning
--------------	---------

0d0	If EL2 is implemented and enabled in the current Security
	state, and either EL3
	is not implemented or
	$\underline{SCR_EL3}$.FGTEn ==
	1, then MSR writes of
	ACCDATA_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.
0b1	MSR writes of
	ACCDATA EL1 are
	not trapped by this
	mechanism.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

ERXADDR_EL1, bit [49] When FEAT_RAS is implemented:

Trap MSR writes of ERXADDR EL1 at EL1 using AArch64 to EL2.

ERXADDR_EL1	Meaning
0b0	MSR writes of
	ERXADDR EL1 are not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 .FGTEn == 1, then MSR writes of
	ERXADDR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR EL1.NUM is zero.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ERXPFGCDN_EL1, bit [48] When FEAT RASv1p1 is implemented:

Trap MSR writes of <u>ERXPFGCDN EL1</u> at EL1 using AArch64 to EL2.

ERXPFGCDN_EL1	Meaning
0b0	MSR writes of
	ERXPFGCDN EL1
	are not trapped by
	this mechanism.

If EL2 is 0b1 implemented and enabled in the current Security state, and either EL3 is not implemented or SCR EL3.FGTEn == $\overline{1}$, then MSR writes of ERXPFGCDN EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception.

Accessing this field has the following behavior:

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR EL1.NUM is zero.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ERXPFGCTL_EL1, bit [47] When FEAT_RASv1p1 is implemented:

Trap MSR writes of ERXPFGCTL EL1 at EL1 using AArch64 to EL2.

ERXPFGCTL_EL1	Meaning
0b0	MSR writes of
	ERXPFGCTL_EL1 are not trapped by this mechanism.

If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR EL3.FGTEn == $\overline{1}$, then MSR writes of ERXPFGCTL EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception.

Accessing this field has the following behavior:

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR EL1.NUM is zero.

The reset behavior of this field is:

• On a Warm reset:

0b1

- When EL3 is not implemented, this field resets to 0.
- Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bit [46]

Reserved, res0.

ERXMISCn_EL1, bit [45] When FEAT_RAS is implemented:

- ERXMISCO EL1.
- ERXMISC1 EL1.

- ERXMISC2 EL1.
- ERXMISC3 EL1.

ERXMISCn_EL1	Meaning
0b0	MSR writes of the
	specified System
	registers are not
	trapped by this
	mechanism.
0b1	If EL2 is
	implemented and
	enabled in the
	current Security
	state, and either EL3
	is not implemented or
	SCR_EL3.FGTEn ==
	1, then MSR writes at
	EL1 using AArch64 of
	any of the specified
	System registers are trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR EL1.NUM is zero.

The reset behavior of this field is:

- On a Warm reset:
 - \circ When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ERXSTATUS_EL1, bit [44] When FEAT_RAS is implemented:

Trap MSR writes of **ERXSTATUS** EL1 at EL1 using AArch64 to EL2.

ERXSTATUS_EL1	Meaning
0b0	MSR writes of
	ERXSTATUS EL1
	are not trapped by
	this mechanism.
0b1	If EL2 is
	implemented and
	enabled in the
	current Security
	state, and either
	EL3 is not
	implemented or
	SCR_EL3.FGTEn
	== 1, then MSR
	writes of
	ERXSTATUS_EL1 at
	EL1 using AArch64
	are trapped to EL2
	and reported with
	EC syndrome value
	0x18, unless the
	write generates a
	higher priority
	exception.

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR EL1.NUM is zero.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ERXCTLR_EL1, bit [43] When FEAT RAS is implemented:

Trap MSR writes of ERXCTLR EL1 at EL1 using AArch64 to EL2.

ERXCTLR_EL1	Meaning	
-		

0b0	MSR writes of
	ERXCTLR_EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{\text{SCR}}\underline{\text{EL3}}.\text{FGTEn} == 1,$
	then MSR writes of
	ERXCTLR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0×18,
	unless the write
	generates a higher
	priority exception.

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR EL1.NUM is zero.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bit [42]

Reserved, res0.

ERRSELR_EL1, bit [41] When FEAT_RAS is implemented:

Trap MSR writes of ERRSELR_EL1 at EL1 using AArch64 to EL2.

EDDOELD EL4	3.6
ERRSELR EL1	Meaning
	1 100111119

0b0	MSR writes of
	ERRSELR_EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MSR writes of
	ERRSELR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR EL1.NUM is zero.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bit [40]

Reserved, res0.

ICC_IGRPENn_EL1, bit [39] When FEAT GICv3 is implemented:

Trap MSR writes of ICC_IGRPEN<n>_EL1 at EL1 using AArch64 to EL2.

ICC_IGRPENn_EL1	Meaning
-----------------	---------

0b0	MSR writes of
	ICC IGRPEN <n> EL1</n>
	are not trapped by
	this mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security
	state, and either EL3
	is not implemented or
	SCR_EL3.FGTEn ==
	1, then MSR writes of
	ICC_IGRPEN <n>_EL1</n>
	at EL1 using AArch64
	are trapped to EL2
	and reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

VBAR_EL1, bit [38]

Trap MSR or MSRR writes of <u>VBAR_EL1</u> at EL1 using AArch64 to EL2.

VBAR_EL1	Meaning
0b0	MSR or MSRR writes of
	<u>VBAR_EL1</u> are not trapped by this mechanism.
0b1	If EL2 is implemented and enabled in the current
	Security state, and either EL3 is not implemented or
	SCR EL3.FGTEn == 1,
	then MSR or MSRR writes of
	<u>VBAR_EL1</u> at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0×18,
	unless the write generates a higher priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TTBR1 EL1, bit [37]

Trap MSR or MSRR writes of TTBR1 EL1 at EL1 using AArch64 to EL2.

TTBR1_EL1	Meaning
0b0	MSR or MSRR writes of
	TTBR1_EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1,
	then MSR or MSRR writes of
	TTBR1 EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the write generates
	a higher priority
	exception.

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TTBR0_EL1, bit [36]

Trap MSR or MSRR writes of TTBRO EL1 at EL1 using AArch64 to EL2.

TTBR0_EL1	Meaning
0b0	MSR or MSRR writes of
	TTBR0 EL1 are not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR or MSRR writes of TTBRO_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC
	syndrome value 0×18, unless the write generates
	a higher priority
	exception.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TPIDR_ELO, bit [35]

Trap MSR writes of $\underline{\text{TPIDR_EL0}}$ at EL1 and EL0 using AArch64 and MCR writes of $\underline{\text{TPIDRURW}}$ at EL0 using AArch32 when EL1 is using AArch64 to EL2.

TPIDR_EL0	Meaning
0b0	MSR writes of <u>TPIDR_EL0</u>
	at EL1 and EL0 using
	AArch64 and MCR writes of
	TPIDRURW at EL0 using
	AArch32 are not trapped
	by this mechanism.

If EL2 is implemented and enabled in the current Security state, HCR_EL2. {E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then, unless the write

exception:

• MSR writes of TPIDR_ELO at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18.

generates a higher priority

 MCR writes of <u>TPIDRURW</u> at EL0 using AArch32 are trapped to EL2 and reported with EC syndrome value 0x03.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TPIDRRO ELO, bit [34]

Trap MSR writes of TPIDRRO ELO at EL1 using AArch64 to EL2.

TPIDRRO_EL0	Meaning
0b0	MSR writes of
	TPIDRRO_ELO are not
	trapped by this mechanism.

	TO ET O
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	SCR EL3.FGTEn == 1,
	then MSR writes of
	TPIDRRO_EL0 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TPIDR_EL1, bit [33]

Trap MSR writes of $\underline{\text{TPIDR_EL1}}$ at EL1 using AArch64 to EL2.

TPIDR_EL1	Meaning
0b0	MSR writes of <u>TPIDR_EL1</u>
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MSR writes of
	TPIDR_EL1 at EL1 using
	AArch $\overline{6}4$ are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the write generates
	a higher priority
	exception.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TCR_EL1, bit [32]

Trap \mbox{MSR} writes of any of the following registers at EL1 using AArch64 to EL2.

- TCR EL1.
- TCR2 EL1, if FEAT TCR2 is implemented.

TCR_EL1	Meaning
0b0	MSR writes of the specified
	registers are not trapped by
	this mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR EL3.FGTEn == 1, then
	MSR writes of the specified
	registers at EL1 using
	AArch64 are trapped to EL2
	and reported with EC
	syndrome value 0x18, unless
	the write generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

SCXTNUM_ELO, bit [31] When FEAT CSV2 2 is implemented or FEAT CSV2 1p2 is implemented:

Trap MSR writes of <u>SCXTNUM_EL0</u> at EL1 and EL0 using AArch64 to EL2.

SCXTNUM_EL0	Meaning
0b0	MSR writes of
	SCXTNUM EL0 are
	not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security
	state, HCR EL2.
	{E2H, TGE} != {1,
	1}, and either EL3 is
	not implemented or
	SCR_EL3.FGTEn ==
	1, then MSR writes of
	SCXTNUM_EL0 at
	EL1 and EL0 using
	AArch64 are trapped
	to EL2 and reported
	with EC syndrome
	value 0×18 , unless the
	write generates a
	higher priority
	exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

SCXTNUM_EL1, bit [30] When FEAT_CSV2_2 is implemented or FEAT_CSV2_1p2 is implemented:

Trap MSR writes of $\underline{SCXTNUM_EL1}$ at EL1 using AArch64 to EL2.

SCXTNUM_EL1	Meaning
0b0	MSR writes of
	SCXTNUM_EL1 are not trapped by this mechanism.

SCR_EL3.FGTEn == 1, then MSR writes of SCXTNUM_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher
generates a nigner priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

SCTLR_EL1, bit [29]

Trap ${\tt MSR}$ writes of any of the following registers at EL1 using AArch64 to EL2.

- SCTLR EL1.
- <u>SCTLR2_EL1</u>, if FEAT_SCTLR2 is implemented.

SCTLR_EL1	Meaning
0b0	MSR writes of the specified
	registers are not trapped
	by this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of the specified registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Bit [28]

Reserved, res0.

PAR_EL1, bit [27]

Trap MSR or MSRR writes of PAR EL1 at EL1 using AArch64 to EL2.

PAR_EL1	Meaning
0b0	MSR or MSRR writes of
	PAR_EL1 are not trapped by
	this mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1, then
	MSR or MSRR writes of
	PAR_EL1 at EL1 using
	AArch64 are trapped to EL2
	and reported with EC
	syndrome value 0x18, unless
	the write generates a higher
	priority exception.

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Bits [26:25]

Reserved, res0.

MAIR_EL1, bit [24]

Trap MSR writes of MAIR EL1 at EL1 using AArch64 to EL2.

ACAID DIA	3.F
MAIR_EL1	Meaning
0b0	MSR writes of MAIR_EL1
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1,
	then MSR writes of
	MAIR_EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the write generates
	a higher priority exception.

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

LORSA_EL1, bit [23] When FEAT_LOR is implemented:

Trap MSR writes of LORSA EL1 at EL1 using AArch64 to EL2.

LORSA_EL1	Meaning
0b0	MSR writes of LORSA_EL1
	are not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of LORSA_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher
	priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

LORN_EL1, bit [22] When FEAT_LOR is implemented:

Trap MSR writes of LORN_EL1 at EL1 using AArch64 to EL2.

LORN_EL1	Meaning
0b0	MSR writes of <u>LORN_EL1</u>
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR EL3.FGTEn == 1,
	then MSR writes of
	LORN EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the write generates
	a higher priority exception.

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

Bit [21]

Reserved, res0.

LOREA_EL1, bit [20] When FEAT_LOR is implemented:

Trap MSR writes of LOREA EL1 at EL1 using AArch64 to EL2.

LOREA_EL1	Meaning
0b0	MSR writes of LOREA_EL1
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented
	or $\underline{SCR_EL3}$.FGTEn == 1,
	then MSR writes of
	LOREA_EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

LORC_EL1, bit [19] When FEAT_LOR is implemented:

Trap MSR writes of LORC_EL1 at EL1 using AArch64 to EL2.

LORC_EL1	Meaning	
----------	---------	--

0b0	MSR writes of LORC_EL1
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1,
	then MSR writes of
	LORC EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the write generates
	a higher priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

Bit [18]

Reserved, res0.

FAR_EL1, bit [17]

Trap MSR writes of FAR EL1 at EL1 using AArch64 to EL2.

FAR_EL1	Meaning
0b0	MSR writes of <u>FAR_EL1</u> are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1, then
	MSR writes of <u>FAR_EL1</u> at
	EL1 using AArch64 are
	trapped to EL2 and reported
	with EC syndrome value
	0x18, unless the write
	generates a higher priority
	exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

ESR_EL1, bit [16]

Trap MSR writes of **ESR_EL1** at EL1 using AArch64 to EL2.

ESR_EL1	Meaning
0b0	MSR writes of <u>ESR_EL1</u> are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1, then
	MSR writes of <u>ESR_EL1</u> at
	EL1 using AArch64 are
	trapped to EL2 and reported
	with EC syndrome value
	0x18, unless the write
	generates a higher priority
	exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Bits [15:14]

Reserved, res0.

CSSELR EL1, bit [13]

Trap MSR writes of CSSELR EL1 at EL1 using AArch64 to EL2.

CSSELR_EL1	Meaning
0b0	MSR writes of
	CSSELR EL1 are not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	\underline{SCR} _EL3.FGTEn == 1,
	then MSR writes of
	CSSELR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

CPACR_EL1, bit [12]

Trap MSR writes of $\underline{\text{CPACR_EL1}}$ at EL1 using AArch64 to EL2.

CPACR_EL1	Meaning
0b0	MSR writes of CPACR_EL1
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1,
	then MSR writes of
	CPACR EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the write generates
	a higher priority
	exception.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

CONTEXTIDR_EL1, bit [11]

Trap MSR writes of **CONTEXTIDR EL1** at EL1 using AArch64 to EL2.

_CONTEXTIDR_EL1	Meaning
0b0	MSR writes of
	CONTEXTIDR EL1
	are not trapped by
	this mechanism.
0b1	If EL2 is
	implemented and
	enabled in the
	current Security
	state, and either
	EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn ==
	1, then MSR writes of
	CONTEXTIDR_EL1
	at EL1 using
	AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value
	0×18 , unless the
	write generates a
	higher priority
	exception.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Bits [10:9]

Reserved, res0.

APIBKey, bit [8] When FEAT_PAuth is implemented:

- APIBKeyHi EL1.
- APIBKeyLo_EL1.

APIBKey Meaning

0b0	MSR writes of the System
	registers listed above are not
	trapped by this mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1, then
	MSR writes at EL1 using
	AArch64 of any of the System
	registers listed above are
	trapped to EL2 and reported
	with EC syndrome value
	0x18, unless the write
	generates a higher priority
	exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

APIAKey, bit [7] When FEAT_PAuth is implemented:

- APIAKeyHi EL1.
- <u>APIAKeyLo_EL1</u>.

APIAKey	Meaning
0b0	MSR writes of the System
	registers listed above are not
	trapped by this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value 0x18, unless the write
	generates a higher priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

APGAKey, bit [6] When FEAT PAuth is implemented:

- <u>APGAKeyHi_EL1</u>.
- APGAKeyLo EL1.

APGAKey	Meaning
0b0	MSR writes of the System
	registers listed above are
	not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value 0x18, unless
	the write generates a higher
	priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

APDBKey, bit [5] When FEAT_PAuth is implemented:

- APDBKeyHi EL1.
- APDBKeyLo EL1.

APDBKey	Meaning
0b0	MSR writes of the System
	registers listed above are
	not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC
	syndrome value 0x18, unless
	the write generates a higher priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

APDAKey, bit [4] When FEAT_PAuth is implemented:

- APDAKeyHi EL1.
- APDAKeyLo EL1.

APDAKey	Meaning	
0b0	MSR writes of the System	
	registers listed above are	
	not trapped by this	
	mechanism.	

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes at EL1 using AArch64 of any of the
	System registers listed above are trapped to EL2 and reported with EC syndrome value 0x18, unless
	the write generates a higher priority exception.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

AMAIR_EL1, bit [3]

Trap MSR writes of AMAIR EL1 at EL1 using AArch64 to EL2.

AMAIR_EL1 Meaning		
0b0	MSR writes of <u>AMAIR_EL1</u>	
	are not trapped by this	
	mechanism.	
0b1	If EL2 is implemented and	
	enabled in the current	
	Security state, and either	
	EL3 is not implemented	
	or $\underline{SCR_EL3}$.FGTEn == 1,	
	then MSR writes of	
	<u>AMAIR_EL1</u> at EL1 using	
	AArch64 are trapped to	
	EL2 and reported with EC	
	syndrome value 0x18,	
	unless the write	
	generates a higher	
	priority exception.	

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Bit [2]

Reserved, res0.

AFSR1_EL1, bit [1]

Trap MSR writes of AFSR1 EL1 at EL1 using AArch64 to EL2.

AFSR1_EL1	Meaning		
0d0	MSR writes of AFSR1_EL1		
	are not trapped by this mechanism.		
0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of AFSR1_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception.		

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

AFSR0_EL1, bit [0]

Trap MSR writes of AFSR0_EL1 at EL1 using AArch64 to EL2.

AFSR0_EL1	Meaning	
0b0	MSR writes of <u>AFSR0_EL1</u>	
	are not trapped by this	
	mechanism.	

If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MSR writes of AFSRO_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the write generates a higher priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Accessing HFGWTR_EL2

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, HFGWTR EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b101

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        X[t, 64] = NVMem[0x1C0];
    elsif EL2Enabled() && HCR EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR EL3.FGTEn == '0' then
        UNDEFINED:
    elsif HaveEL(EL3) && SCR_EL3.FGTEn == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = HFGWTR\_EL2;
```

```
elsif PSTATE.EL == EL3 then
   X[t, 64] = HFGWTR_EL2;
```

MSR HFGWTR_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b101

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2, NV> == '11' then
        NVMem[0x1C0] = X[t, 64];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.FGTEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR_EL3.FGTEn == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        HFGWTR\_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    HFGWTR\_EL2 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.