CTIOUTEN<n>, CTI Input Channel to Output Trigger Enable registers, n = 0 - 31

The CTIOUTEN<n> characteristics are:

Purpose

Defines which input channels generate output trigger n.

Configuration

CTIOUTEN<n> is in the Debug power domain.

If output trigger n is not implemented or not connected, CTIOUTEN<n> is res0.

Attributes

CTIOUTEN<n> is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22 OUTEN31 OUTEN30 OUTEN29 OUTEN28 OUTEN27 OUTEN26 OUTEN25 OUTEN24 OUTEN23 OUTEN22 OU

OUTEN<x>, bit [x], for x = 31 to 0

Input channel <x> to output trigger <n> enable.

Bits [31:N] are RAZ/WI. N is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.

Possible values of this bit are:

OUTEN <x></x>	Meaning
0b0	An event on input channel
	<x> will not cause output</x>
	trigger <n> to be</n>
	asserted.
0b1	An event on input channel
	<x> will cause output</x>
	trigger <n> to be</n>
	asserted.

The reset behavior of this field is:

• On an External debug reset, this field resets to an architecturally unknown value.

Accessing CTIOUTEN<n>

CTIOUTEN<n> can be accessed through the external debug interface:

Component	Offset	Instance	
CTI	$0 \times 0 = 0 + (4)$	CTIOUTEN <n></n>	
	* n)		

This interface is accessible as follows:

- When SoftwareLockStatus(), accesses to this register are **RO**.
- When !SoftwareLockStatus(), accesses to this register are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	External
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.