

size	<T>
00	RESERVED
01	8H
10	4S
11	2D

- <Pg> Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.
- <Zn> Is the name of the source scalable vector register, encoded in the "Zn" field.
- <Tb> Is the size specifier, encoded in "size":

size	<Tb>
00	RESERVED
01	H
10	S
11	D

Operation

```

CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer segments = VL DIV 128;
constant integer elemperssegment = 128 DIV esize;
bits(PL) mask = P[g, PL];
bits(VL) operand = if AnyActiveElement(mask, esize) then Z[n, VL] else
bits(esize) identity = FPDefaultNaN(esize);
bits(128) result = Zeros(128);

constant integer p2bits = CeilPow2(segments*esize);
constant integer p2elems = p2bits DIV esize;

for e = 0 to elemperssegment-1
  bits(p2bits) stmp;
  bits(esize) dtmp;
  for s = 0 to p2elems-1
    if s < segments && ActivePredicateElement(mask, s * elemperssegment)
      Elem[stmp, s, esize] = Elem[operand, s * elemperssegment + e]
    else
      Elem[stmp, s, esize] = identity;
  dtmp = Reduce(ReduceOp\_FMINNUM, stmp, esize);
  Elem[result, e, esize] = dtmp;
V[d, 128] = result;

```

[Base
Instructions](#)

[SIMD&FP
Instructions](#)

[SVE
Instructions](#)

[SME
Instructions](#)

[Index by
Encoding](#)

[Sh
Pseudocode](#)

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode
no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This
document is Non-Confidential.