<u>SME</u>	Index by
<u>Instructions</u>	Encoding

Sh

Pseu

	(indexed)
FINUL	unuexear

Base

Instructions

Floating-point multiply by indexed elements

SIMD&FP

**Instructions** 

Multiply all floating-point elements within each 128-bit segment of the first source vector by the specified element in the corresponding second source vector segment. The results are placed in the corresponding elements of the destination vector.

**SVE** 

Instructions

The elements within the second source vector are specified using an immediate index which selects the same element position within each 128-bit vector segment. The index range is from 0 to one less than the number of elements per 128-bit segment, encoded in 1 to 3 bits depending on the size of the element. This instruction is unpredicated.

It has encodings from 3 classes:  $\underline{Half\text{-}precision}$  ,  $\underline{Single\text{-}precision}$  and  $\underline{Double\text{-}precision}$ 

### **Half-precision**

```
FMUL \langle Zd \rangle.H, \langle Zn \rangle.H, \langle Zm \rangle.H[\langle imm \rangle]
```

```
if ! HaveSVE() && ! HaveSME() then UNDEFINED;
constant integer esize = 16;
integer index = UInt(i3h:i3l);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Zd);
```

### **Single-precision**

```
3130292827262524 23 22 212019181716151413121110 9 8 7 6 5 4 3 2 1 0

0 1 1 0 0 1 0 0 1 0 0 1 i2 Zm 0 0 1 0 0 Zn Zd

size<1>size<0>
```

```
FMUL < Zd > .S, < Zn > .S, < Zm > .S[< imm >]
```

```
if ! HaveSVE() && ! HaveSME() then UNDEFINED;
constant integer esize = 32;
integer index = UInt(i2);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Zd);
```

### **Double-precision**

3130292827262524	23	22	21201	9181716	15 14 13	1211	. 10	9 8 7 6 5	4 3 2 1 0
0 1 1 0 0 1 0 0	1	1	1 i1	Zm	0 0 1	0 0	0	Zn	Zd
	-i1 \	ci20 < 0 >							

size<1>size<0>

```
FMUL <Zd>.D, <Zn>.D, <Zm>.D[<imm>]

if !HaveSVE() && !HaveSME() then UNDEFINED;
constant integer esize = 64;
integer index = UInt(i1);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Zd);
```

## **Assembler Symbols**

<Zd> Is the name of the destination scalable vector register, encoded in the "Zd" field.

<Zn> Is the name of the first source scalable vector register, encoded in the "Zn" field.

<Zm> For the half-precision and single-precision variant: is the name of the second source scalable vector register Z0-Z7, encoded in the "Zm" field.

For the double-precision variant: is the name of the second source scalable vector register Z0-Z15, encoded in the "Zm" field.

For the half-precision variant: is the immediate index, in the range 0 to 7, encoded in the "i3h:i3l" fields.

For the single-precision variant: is the immediate index, in the range 0 to 3, encoded in the "i2" field.

For the double-precision variant: is the immediate index, in the range 0 to 1, encoded in the "i1" field.

# **Operation**

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
constant integer eltspersegment = 128 DIV esize;
bits(VL) operand1 = Z[n, VL];
bits(VL) operand2 = Z[m, VL];
bits(VL) result;

for e = 0 to elements-1
    integer segmentbase = e - (e MOD eltspersegment);
    integer s = segmentbase + index;
    bits(esize) element1 = Elem[operand1, e, esize];
    bits(esize) element2 = Elem[operand2, s, esize];
    Elem[result, e, esize] = FPMul(element1, element2, FPCR[]);
Z[d, VL] = result;
```

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel ; Build timestamp: 2023-09-18T17:56 Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.