GICR_ICFGR<n>E, Interrupt configuration registers, n = 2 - 5

The GICR ICFGR<n>E characteristics are:

Purpose

Determines whether the corresponding PPI in the extended PPI range is edge-triggered or level-sensitive.

Configuration

This register is present only when FEAT_GICv3p1 is implemented. Otherwise, direct accesses to GICR_ICFGR<n>E are res0.

A copy of this register is provided for each Redistributor.

Attributes

GICR_ICFGR<n>E is a 32-bit register.

Field descriptions

Int_config<x>, bits [2x+1:2x], for x = 15 to 0

Indicates whether the interrupt is level-sensitive or edge-triggered.

Int config[0] (bit [2x]) is res0.

Int_config <x></x>	Meaning
0b00	The corresponding
	interrupt is level-
	sensitive.
0b10	The corresponding
	interrupt is edge-
	triggered.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

For each supported extended PPI, it is implementation defined whether software can program the corresponding Int config field.

Accessing GICR_ICFGR<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICR_ICFGR<n>E, the corresponding bit is res0.

When <u>GICD_CTLR</u>.DS==0, a register bit that corresponds to a Group 0 or Secure Group 1 interrupt is RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

GICR_ICFGR<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance	
GIC	SGI_base	0x0C00 +	GICR_ICFGR	<n>E</n>
Redistributor	•	(4 * n)		

Accesses on this interface are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
Registers	Registers	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.