GICH_VMCR, Virtual Machine Control Register

The GICH VMCR characteristics are:

Purpose

Enables the hypervisor to save and restore the virtual machine view of the GIC state. This register is updated when a virtual machine updates the virtual CPU interface registers.

Configuration

This register is present only when FEAT_GICv3_LEGACY is implemented and EL2 is implemented. Otherwise, direct accesses to GICH_VMCR are res0.

This register is available when the GIC implementation supports interrupt virtualization.

Attributes

GICH VMCR is a 32-bit register.

Field descriptions

3130292827262524	232221201918171	16151413121110	9	8765	4	3	2	1	0
VPMR	VBPR0VBPR1	RES0	VEOIM	RESO	VCBPR	VFIQEn	VAckCtl	VENG1	VENG0

VPMR, bits [31:24]

Virtual priority mask. The priority mask level for the CPU interface. If the priority of an interrupt is higher than the value indicated by this field, the interface signals the interrupt to the PE.

This alias field is updated when a VM updates GICV PMR. Priority.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

VBPR0, bits [23:21]

Virtual Binary Point Register, Group 0. Defines the point at which the priority value fields split into two parts, the Group priority field and the subpriority field. The Group priority field determines Group 0

interrupt preemption, and also determines Group 1 interrupt preemption if GICH VMCR.VCBPR == 1.

This alias field is updated when a VM updates GICV BPR.Binary Point.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

VBPR1, bits [20:18]

Virtual Binary Point Register, Group 1. Defines the point at which the priority value fields split into two parts, the Group priority field and the subpriority field. The Group priority field determines Group 1 interrupt preemption if GICH VMCR.VCBPR == 0.

This alias field is updated when a VM updates GICV ABPR.Binary Point.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bits [17:10]

Reserved, res0.

VEOIM, bit [9]

Virtual EOImode. Possible values of this bit are:

VEOIM	Meaning	
0b0	A write of an INTID to	
	<u>GICV_EOIR</u> or <u>GICV_AEOIR</u>	
	drops the priority of the	
	interrupt with that INTID, and	
	also deactivates that interrupt.	
0b1	A write of an INTID to	
	GICV EOIR or GICV AEOIR	
	only drops the priority of the	
	interrupt with that INTID.	
	Software must write to	
	GICV_DIR to deactivate the	
	interrupt.	

This alias field is updated when a VM updates GICV CTLR. EOImode.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bits [8:5]

Reserved, res0.

VCBPR, bit [4]

Virtual Common Binary Point Register. Possible values of this bit are:

VCBPR	Meaning
0b0	GICV_ABPR determines the
	preemption group for Group 1
	interrupts.
0b1	GICV BPR determines the
	preemption group for Group 1
	interrupts.

This alias field is updated when a VM updates GICV CTLR.CBPR.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

VFIQEn, bit [3]

Virtual FIQ enable. Possible values of this bit are:

VFIQEn	Meaning
0b0	Group 0 virtual interrupts are
	presented as virtual IRQs.
0b1	Group 0 virtual interrupts are
	presented as virtual FIQs.

This alias field is updated when a VM updates GICV CTLR.FIQEn.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

VAckCtl, bit [2]

Virtual AckCtl. Possible values of this bit are:

VAckCtl	Meaning	

0b0	If the highest priority pending
	interrupt is Group 1, a read of
	<u>GICV_IAR</u> or <u>GICV_HPPIR</u>
	returns an INTID of 1022.
0b1	If the highest priority pending
	interrupt is Group 1, a read of
	<u>GICV_IAR</u> or <u>GICV_HPPIR</u>
	returns the INTID of the
	corresponding interrupt.

This alias field is updated when a VM updates GICV CTLR.AckCtl.

This field is supported for backwards compatibility with GICv2. Arm deprecates the use of this field.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

VENG1, bit [1]

Virtual interrupt enable, Group 1. Possible values of this bit are:

VENG1	Meaning
0d0	Group 1 virtual interrupts are disabled.
0b1	Group 1 virtual interrupts are enabled.

This alias field is updated when a VM updates GICV CTLR. EnableGrp1.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

VENGO, bit [0]

Virtual interrupt enable, Group 0. Possible values of this bit are:

VENG0	Meaning
0b0	Group 0 virtual interrupts are disabled.
0b1	Group 0 virtual interrupts are enabled.

This alias field is updated when a VM updates <u>GICV_CTLR</u>.EnableGrp0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Note

A List register is in the pending state only if the corresponding <u>GICH_LR<n></u> value is 0b01, that is, pending. The active and pending state is not included.

Accessing GICH_VMCR

This register is used only when System register access is not enabled. When System register access is enabled:

- For AArch32 implementations, <u>ICH_VMCR</u> provides equivalent functionality.
- For AArch64 implementations, <u>ICH_VMCR_EL2</u> provides equivalent functionality.

GICH_VMCR can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
GIC Virtual	0x0008	GICH_VMCR
interface control		

This interface is accessible as follows:

- When GICD CTLR.DS == 0, accesses to this register are **RW**.
- When an access is Secure, accesses to this register are **RW**.
- When an access is Non-secure, accesses to this register are RW.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.