# GICR\_ISPENDR0, Interrupt Set-Pending Register 0

The GICR ISPENDR0 characteristics are:

# **Purpose**

Adds the pending state to the corresponding SGI or PPI.

# **Configuration**

A copy of this register is provided for each Redistributor.

#### **Attributes**

GICR ISPENDR0 is a 32-bit register.

# Field descriptions

31 30 29 28 27

Set\_pending\_bit31|Set\_pending\_bit30|Set\_pending\_bit29|Set\_pending\_bit28|Set\_pending\_bit27|Set\_pe

#### Set\_pending\_bit<x>, bit [x], for x = 31 to 0

For PPIs and SGIs, adds the pending state to interrupt number x. Reads and writes have the following behavior:

Set_pending_bit <x></x>	Meaning
0b0	If read, indicates that
	the corresponding
	interrupt is not pending
	on this PE.
	If written, has no effect.

0b1

If read, indicates that the corresponding interrupt is pending, or active and pending on this PE.

If written, changes the state of the corresponding interrupt from inactive to pending, or from active to active and pending.

This has no effect in the following cases:

- If the interrupt is already pending because of a write to GICR ISPENDRO.
- If the interrupt is already pending because the corresponding interrupt signal is asserted. In this case, the interrupt remains pending if the interrupt signal is deasserted.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

# Accessing GICR\_ISPENDR0

When affinity routing is not enabled for the Security state of an interrupt in GICR\_ISPENDR0, the corresponding bit is RAZ/WI and equivalent functionality is provided by  $\underline{\text{GICD}\_\text{ISPENDR} < n >}$  with n=0.

This register only applies to SGIs (bits [15:0]) and PPIs (bits [31:16]). For SPIs, this functionality is provided by GICD ISPENDR<n>.

When <u>GICD\_CTLR</u>.DS == 0, bits corresponding to Secure SGIs and PPIs are RAZ/WI to Non-secure accesses.

#### GICR ISPENDRO can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance

GIC	SGI base	0x0200	GICR ISPENDR0
Redistributor	, –		_

Accesses on this interface are RW.

AArch32 AArch64 Registers Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.