

# TRCVMIDCCTLR0, Virtual Context Identifier Comparator Control Register 0

The TRCVMIDCCTLR0 characteristics are:

## Purpose

Virtual Context Identifier Comparator mask values for the [TRCVMIDCVR<n>](#) registers, where n=0-3.

## Configuration

External register TRCVMIDCCTLR0 bits [31:0] are architecturally mapped to AArch64 System register [TRCVMIDCCTLR0\[31:0\]](#).

This register is present only when FEAT\_ETE is implemented, FEAT\_TRC\_EXT is implemented,  $\text{UInt}(\text{TRCIDR4.NUMVMIDC}) > 0x0$  and  $\text{UInt}(\text{TRCIDR2.VMIDSIZE}) > 0$ . Otherwise, direct accesses to TRCVMIDCCTLR0 are res0.

## Attributes

TRCVMIDCCTLR0 is a 32-bit register.

## Field descriptions

31	30	29	28	27	26	25	24	23	22
<a href="#">COMP3[7]</a>	<a href="#">COMP3[6]</a>	<a href="#">COMP3[5]</a>	<a href="#">COMP3[4]</a>	<a href="#">COMP3[3]</a>	<a href="#">COMP3[2]</a>	<a href="#">COMP3[1]</a>	<a href="#">COMP3[0]</a>	<a href="#">COMP2[7]</a>	<a href="#">COMP2[6]</a>

**COMP3[<m>], bit [m+24], for m = 7 to 0**  
When  $\text{UInt}(\text{TRCIDR4.NUMVMIDC}) > 3$ :

TRCVMIDCVR3 mask control. Specifies the mask value that the trace unit applies to TRCVMIDCVR3. Each bit in this field corresponds to a byte in TRCVMIDCVR3.

COMP3[<m>]	Meaning
0b0	The trace unit includes $\text{TRCVMIDCVR3}[(m \div 8 + 7):(m \div 8)]$ when it performs the Virtual context identifier comparison.

0b1	The trace unit ignores TRCVMIDCVR3[(m $\tilde{\text{A}}$ —8+7):(m $\tilde{\text{A}}$ —8)] when it performs the Virtual context identifier comparison.
-----	---

This bit is res0 if m  $\geq$  [TRCIDR2](#).VMIDSIZE.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### **COMP2[<m>], bit [m+16], for m = 7 to 0** When UInt(TRCIDR4.NUMVMIDC) > 2:

TRCVMIDCVR2 mask control. Specifies the mask value that the trace unit applies to TRCVMIDCVR2. Each bit in this field corresponds to a byte in TRCVMIDCVR2.

COMP2[<m>]	Meaning
0b0	The trace unit includes TRCVMIDCVR2[(m $\tilde{\text{A}}$ —8+7):(m $\tilde{\text{A}}$ —8)] when it performs the Virtual context identifier comparison.
0b1	The trace unit ignores TRCVMIDCVR2[(m $\tilde{\text{A}}$ —8+7):(m $\tilde{\text{A}}$ —8)] when it performs the Virtual context identifier comparison.

This bit is res0 if m  $\geq$  [TRCIDR2](#).VMIDSIZE.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

**COMP1[<m>], bit [m+8], for m = 7 to 0****When UInt(TRCIDR4.NUMVMIDC) > 1:**

TRCVMIDCVR1 mask control. Specifies the mask value that the trace unit applies to TRCVMIDCVR1. Each bit in this field corresponds to a byte in TRCVMIDCVR1.

COMP1[<m>]	Meaning
0b0	The trace unit includes TRCVMIDCVR1[(m—8+7):(m—8)] when it performs the Virtual context identifier comparison.
0b1	The trace unit ignores TRCVMIDCVR1[(m—8+7):(m—8)] when it performs the Virtual context identifier comparison.

This bit is res0 if m >= [TRCIDR2.VMIDSIZE](#).

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

**Otherwise:**

Reserved, res0.

**COMP0[<m>], bit [m], for m = 7 to 0****When UInt(TRCIDR4.NUMVMIDC) > 0:**

TRCVMIDCVR0 mask control. Specifies the mask value that the trace unit applies to TRCVMIDCVR0. Each bit in this field corresponds to a byte in TRCVMIDCVR0.

COMP0[<m>]	Meaning
0b0	The trace unit includes TRCVMIDCVR0[(m—8+7):(m—8)] when it performs the Virtual context identifier comparison.

0b1

The trace unit ignores TRCVMIDCVR0[(m $\hat{A}$ —8+7):(m $\hat{A}$ —8)] when it performs the Virtual context identifier comparison.

---

This bit is res0 if  $m \geq \text{TRCIDR2.VMIDSIZE}$ .

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

## Accessing TRCVMIDCCTLRO

If software uses the [TRCVMIDCVR<n>](#) registers, where  $n=0-3$ , then it must program this register.

If software sets a mask bit to 1 then it must program the relevant byte in [TRCVMIDCVR<n>](#) to 0x00.

If any bit is 1 and the relevant byte in [TRCVMIDCVR<n>](#) is not 0x00, the behavior of the Virtual Context Identifier Comparator is constrained unpredictable. In this scenario the comparator might match unexpectedly or might not match.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

#### TRCVMIDCCTLRO can be accessed through the external debug interface:

Component	Offset	Instance
ETE	0x688	TRCVMIDCCTLRO

This interface is accessible as follows:

- When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered(), accesses to this register generate an error response.
  - Otherwise, accesses to this register are **RW**.
-

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.