<u>SME</u>	Index by	<u>Sh</u>
<u>Instructions</u>	<b>Encoding</b>	<u>Pseuc</u>

# **ST4** (multiple structures)

Base

**Instructions** 

Store multiple 4-element structures from four registers. This instruction stores multiple 4-element structures to memory from four SIMD&FP registers, with interleaving. Every element of each register is stored. Depending on the settings in the <code>CPACR\_EL1</code>, <code>CPTR\_EL2</code>, and <code>CPTR\_EL3</code> registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

**SVE** 

**Instructions** 

It has encodings from 2 classes: No offset and Post-index

SIMD&FP

**Instructions** 

#### No offset

```
ST4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn | SP>]
```

```
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;
boolean nontemporal = FALSE;
boolean tagchecked = wback | | n != 31;
```

#### **Post-index**

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 Q 0 0 1 1 0 0 1 0 0 Rm 0 0 0 0 size Rn Rt

L opcode
```

#### Immediate offset (Rm == 11111)

```
ST4 \{ \langle Vt \rangle, \langle T \rangle, \langle Vt2 \rangle, \langle T \rangle, \langle Vt3 \rangle, \langle T \rangle, \langle Vt4 \rangle, \langle T \rangle \}, [\langle Xn \mid SP \rangle], \langle imm \rangle
```

#### Register offset (Rm != 11111)

```
ST4 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn | SP>], <Xm>
integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = UInt(Rm);
```

```
boolean wback = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = wback | | n != 31;
```

## **Assembler Symbols**

<Vt>

Is the name of the first or only SIMD&FP register to be transferred, encoded in the "Rt" field.

<T>

Is an arrangement specifier, encoded in "size:Q":

size	Q	<t></t>
0.0	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vt2>

Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

<Vt3>

Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.

<Vt4>

Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.

<Xn|SP>

Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<imm>

Is the post-index immediate offset, encoded in "Q":

Q	<imm></imm>	
0	#32	
1	#64	

<Xm>

Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

#### **Shared Decode**

```
when '0111' rpt = 1; selem = 1;  // LD/ST1 (1 register)
when '1000' rpt = 1; selem = 2;  // LD/ST2 (2 registers)
when '1010' rpt = 2; selem = 1;  // LD/ST1 (2 registers)
otherwise UNDEFINED;

// .1D format only permitted with LD1 & ST1
if size:Q == '110' && selem != 1 then UNDEFINED;
```

## **Operation**

```
CheckFPAdvSIMDEnabled64();
bits(64) address;
bits(64) offs;
bits(datasize) rval;
integer tt;
constant integer ebytes = esize DIV 8;
AccessDescriptor accdesc = CreateAccDescASIMD (memop, nontemporal, tagch
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
offs = Zeros (64);
for r = 0 to rpt-1
    for e = 0 to elements-1
        tt = (t + r) MOD 32;
        for s = 0 to selem-1
            rval = V[tt, datasize];
            if memop == MemOp\_LOAD then
                Elem[rval, e, esize] = Mem[address+offs, ebytes, accdesc
                V[tt, datasize] = rval;
            else // memop == MemOp_STORE
                Mem[address+offs, ebytes, accdesc] = Elem[rval, e, esize
            offs = offs + ebytes;
            tt = (tt + 1) MOD 32;
if wback then
    if m != 31 then
        offs = X[m, 64];
    if n == 31 then
        SP[] = address + offs;
    else
        X[n, 64] = address + offs;
```

## **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Sh

**Pseu** 

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.