AArch64
Instructions

Index by Encoding

External Registers

GICD_ICENABLER<n>, Interrupt Clear-Enable Registers, n = 0 - 31

The GICD ICENABLER<n> characteristics are:

Purpose

Disables forwarding of the corresponding interrupt to the CPU interfaces.

Configuration

These registers are available in all GIC configurations. If GICD CTLR.DS==0, these registers are Common.

The number of implemented <u>GICD_ICENABLER<n></u> registers is (<u>GICD_TYPER</u>.ITLinesNumber+1). Registers are numbered from 0.

GICD_ICENABLER0 is Banked for each connected PE with GICR_TYPER. Processor_Number < 8.

Accessing GICD_ICENABLER0 from a PE with GICR_TYPER. Processor_Number > 7 is constrained unpredictable:

- Register is RAZ/WI.
- An unknown banked copy of the register is accessed.

Attributes

GICD ICENABLER<n> is a 32-bit register.

Field descriptions

31 30 29 28 27

Clear enable bit31 Clear enable bit30 Clear enable bit29 Clear enable bit28 Clear enable bit27 Cle

Clear_enable_bit<x>, bit [x], for x = 31 to 0

For SPIs and PPIs, controls the forwarding of interrupt number 32n + x to the CPU interfaces. Reads and writes have the following behavior:

| Clear_enable_bit <x></x> | Meaning |
|--------------------------|---------|
|--------------------------|---------|

| 0b0 | If read, indicates that forwarding of the corresponding interrupt is disabled. If written, has no effect. |
|-----|--|
| 0b1 | If read, indicates that forwarding of the corresponding interrupt is enabled. If written, disables forwarding of the corresponding interrupt. After a write of 1 to this bit, a subsequent read of this bit returns 0. |

For SGIs, the behavior of this bit is implementation defined.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

For INTID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICD_ICENABLER<n> number, n, is given by n = m DIV 32.
- The offset of the required GICD ICENABLER is (0x180 + (4*n)).
- The bit number of the required group modifier bit in this register is m MOD 32.

Note

Writing a 1 to a GICD_ICENABLER<n> bit only disables the forwarding of the corresponding interrupt from the Distributor to any CPU interface. It does not prevent the interrupt from changing state, for example becoming pending or active and pending if it is already active.

Accessing GICD_ICENABLER<n>

For SGIs and PPIs:

- When ARE is 1 for the Security state of an interrupt, the field for that interrupt is res0 and an implementation is permitted to make the field RAZ/WI in this case.
- Equivalent functionality is provided by GICR ICENABLER0.

Bits corresponding to unimplemented interrupts are RAZ/WI.

When <u>GICD_CTLR</u>.DS==0, bits corresponding to Group 0 and Secure Group 1 interrupts are RAZ/WI to Non-secure accesses.

It is implementation defined whether implemented SGIs are permanently enabled, or can be enabled and disabled by writes to GICD ISENABLER<n> and GICD ICENABLER<n> where n=0.

Completion of a write to this register does not guarantee that the effects of the write are visible throughout the affinity hierarchy. To ensure an enable has been cleared, software must write to the register with bits set to 1 to clear the required enables. Software must then poll GICD CTLR.RWP until it has the value zero.

GICD_ICENABLER<n> can be accessed through the memory-mapped interfaces:

| Component | Frame | Offset | Instance |
|--------------------|-----------|------------------------|------------------------|
| GIC Distributor | Dist_base | 0x0180 + (4 * n) | GICD_ICENABLER <n></n> |

Accesses on this interface are RW.

| AArch32 | AArch64 | AArch32 | AArch64 | Index by | <u>External</u> |
|------------------|------------------|---------------------|---------------------|----------|------------------|
| <u>Registers</u> | <u>Registers</u> | <u>Instructions</u> | <u>Instructions</u> | Encoding | <u>Registers</u> |

| Copyright © 2010-2023 Arm Limited or it | s affiliates. All rights reserved. This document is Non-Confidential. |
|---|---|
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |
| | |