<u>by</u>	<u>Sh</u>
ling	<u>Pseu</u>

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

## **ORQV**

Bitwise inclusive OR reduction of quadword vector segments

Bitwise inclusive OR of the same element numbers from each 128-bit source vector segment, placing each result into the corresponding element number of the 128-bit SIMD&FP destination register. Inactive elements in the source vector are treated as all zeros.

# SVE2 (FEAT\_SVE2p1)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 1 0 0 size 0 1 1 1 0 0 0 0 1 Pg Zn Vd
```

```
ORQV \langle Vd \rangle.\langle T \rangle, \langle Pg \rangle, \langle Zn \rangle.\langle Tb \rangle
```

```
if !HaveSVE2p1() && !HaveSME2p1() then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer d = UInt(Vd);</pre>
```

### **Assembler Symbols**

<Vd> Is the name of the destination SIMD&FP register, encoded in the "Vd" field.

<T>

Is an arrangement specifier, encoded in "size":

size	<t></t>
0.0	16B
01	8H
10	4S
11	2D

<Pg> Is the name

Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<Zn>

Is the name of the source scalable vector register, encoded in the "Zn" field.

Is the size specifier, encoded in "size":

size	<tb></tb>
0.0	В
01	Н
10	S
11	D

#### **Operation**

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer segments = VL DIV 128;
constant integer elempersegment = 128 DIV esize;
bits(PL) mask = P[g, PL];
bits (VL) operand = if \underline{AnyActiveElement} (mask, esize) then \underline{Z}[n, VL] else
bits (128) result = Zeros(128);
bits (128) stmp = \frac{Zeros}{(128)};
bits(esize) dtmp;
for e = 0 to elempersegment-1
    dtmp = \underline{Zeros}(esize);
    for s = 0 to segments-1
         if ActivePredicateElement (mask, s * elempersegment + e, esize)
             stmp = Elem[operand, s, 128];
             dtmp = dtmp OR <u>Elem[stmp, e, esize];</u>
    Elem[result, e, esize] = dtmp<esize-1:0>;
V[d, 128] = result;
```

### **Operational information**

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
  - The values of the NZCV flags.

<u>Base SIMD&FP SVE SME Index by Instructions Instructions Instructions Instructions</u>

 $Internal\ version\ only:\ is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

<u>Sh</u> Pseu

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.