## **FRSQRTE**

Floating-point Reciprocal Square Root Estimate. This instruction calculates an approximate square root for each vector element in the source SIMD&FP register, places the result in a vector, and writes the vector to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: <u>Scalar half precision</u>, <u>Scalar single-precision</u> and <u>double-precision</u>, <u>Vector half precision</u> and <u>Vector single-precision</u> and double-precision

# Scalar half precision (FEAT\_FP16)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 0 Rn Rd
```

### FRSQRTE <Hd>, <Hn>

```
if !IsFeatureImplemented(FEAT_FP16) then UNDEFINED;
integer d = UInt(Rd);
integer n = UInt(Rn);

constant integer esize = 16;
constant integer datasize = esize;
integer elements = 1;
```

### Scalar single-precision and double-precision

#### FRSQRTE <V><d>, <V><n>

```
integer d = UInt(Rd);
integer n = UInt(Rn);

constant integer esize = 32 << UInt(sz);
constant integer datasize = esize;
integer elements = 1;</pre>
```

# Vector half precision (FEAT FP16)

3	1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(	וכ	Q	1	0	1	1	1	0	1	1	1	1	1	0	0	1	1	1	0	1	1	0			Rn					Rd		

#### FRSQRTE <Vd>.<T>, <Vn>.<T>

```
if !IsFeatureImplemented(FEAT_FP16) then UNDEFINED;
integer d = UInt(Rd);
integer n = UInt(Rn);

constant integer esize = 16;
constant integer datasize = 64 << UInt(Q);
integer elements = datasize DIV esize;</pre>
```

## Vector single-precision and double-precision

31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0 Q	1	0	1	1	1	0	1	SZ	1	0	0	0	0	1	1	1	0	1	1	0			Rn					Rd		

## FRSQRTE <Vd>.<T>, <Vn>.<T>

```
integer d = UInt(Rd);
integer n = UInt(Rn);

if sz:Q == '10' then UNDEFINED;
constant integer esize = 32 << UInt(sz);
constant integer datasize = 64 << UInt(Q);
integer elements = datasize DIV esize;</pre>
```

## **Assembler Symbols**

<Hd> Is the 16-bit name of the SIMD&FP destination register,

encoded in the "Rd" field.

<Hn> Is the 16-bit name of the SIMD&FP source register,

encoded in the "Rn" field.

<V> Is a width specifier, encoded in "sz":

SZ	<v></v>
0	S
1	D

<d> Is the number of the SIMD&FP destination register,

encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in

the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded

in the "Rd" field.

For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<t></t>
0	4 H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

SZ	Q	<t></t>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn>

Is the name of the SIMD&FP source register, encoded in the "Rn" field.

## **Operation**

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu