

# GICR\_ISENABLER0, Interrupt Set-Enable Register 0

The GICR\_ISENABLER0 characteristics are:

## Purpose

Enables forwarding of the corresponding SGI or PPI to the CPU interfaces.

## Configuration

A copy of this register is provided for each Redistributor.

## Attributes

GICR\_ISENABLER0 is a 32-bit register.

## Field descriptions

31	30	29	28	27	26
<a href="#">Set_enable_bit31</a>	<a href="#">Set_enable_bit30</a>	<a href="#">Set_enable_bit29</a>	<a href="#">Set_enable_bit28</a>	<a href="#">Set_enable_bit27</a>	<a href="#">Set_enable_b</a>

### Set\_enable\_bit<x>, bit [x], for x = 31 to 0

For PPIs and SGIs, controls the forwarding of interrupt number x to the CPU interface. Reads and writes have the following behavior:

Set_enable_bit<x>	Meaning
0b0	If read, indicates that forwarding of the corresponding interrupt is disabled. If written, has no effect.

0b1

If read, indicates that forwarding of the corresponding interrupt is enabled.  
If written, enables forwarding of the corresponding interrupt.  
After a write of 1 to this bit, a subsequent read of this bit returns 1.

The reset behavior of this field is:

- On a GIC reset, this field resets to 0.

## Accessing GICR\_ISENABLER0

When affinity routing is not enabled for the Security state of an interrupt in GICR\_ISENABLER0, the corresponding bit is RAZ/WI and equivalent functionality is provided by [GICD\\_ISENABLER<n>](#) with n=0.

This register only applies to SGIs (bits [15:0]) and PPIs (bits [31:16]). For SPIs, this functionality is provided by [GICD\\_ISENABLER<n>](#).

When [GICD\\_CTLR](#).DS == 0, bits corresponding to Secure SGIs and PPIs are RAZ/WI to Non-secure accesses.

**GICR\_ISENABLER0 can be accessed through the memory-mapped interfaces:**

Component	Frame	Offset	Instance
GIC Redistributor	SGI_base	0x0100	GICR_ISENABLER0

Accesses on this interface are **RW**.

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.