

## TRCVISSCTLR, ViewInst Start/Stop Control Register

The TRCVISSCTLR characteristics are:

### Purpose

Use this to select, or read, the Single Address Comparators for the ViewInst start/stop function.

### Configuration

External register TRCVISSCTLR bits [31:0] are architecturally mapped to AArch64 System register [TRCVISSCTLR\[31:0\]](#).

This register is present only when FEAT\_ETE is implemented, FEAT\_TRC\_EXT is implemented and  $\text{UInt}(\text{TRCIDR4.NUMACPAIRS}) > 0$ . Otherwise, direct accesses to TRCVISSCTLR are res0.

### Attributes

TRCVISSCTLR is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21
<a href="#">STOP[15]</a>	<a href="#">STOP[14]</a>	<a href="#">STOP[13]</a>	<a href="#">STOP[12]</a>	<a href="#">STOP[11]</a>	<a href="#">STOP[10]</a>	<a href="#">STOP[9]</a>	<a href="#">STOP[8]</a>	<a href="#">STOP[7]</a>	<a href="#">STOP[6]</a>	<a href="#">STOP[5]</a>

#### STOP[<m>], bit [m+16], for m = 15 to 0

Selects whether Single Address Comparator <m> is used with the ViewInst start/stop function, for the purpose of stopping trace.

STOP[<m>]	Meaning
0b0	The Single Address Comparator <m>, is not selected as a stop resource.
0b1	The Single Address Comparator <m>, is selected as a stop resource.

This bit is res0 if  $m \geq 2 \text{ } \tilde{\text{A}} \text{---}$  [TRCIDR4](#).NUMACPAIRS.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

#### **START[<m>], bit [m], for m = 15 to 0**

Selects whether Single Address Comparator <m> is used with the ViewInst start/stop function, for the purpose of starting trace.

<b>START[&lt;m&gt;]</b>	<b>Meaning</b>
0b0	The Single Address Comparator <m>, is not selected as a start resource.
0b1	The Single Address Comparator <m>, is selected as a start resource.

This bit is res0 if  $m \geq 2$  — [TRCIDR4](#).NUMACPAIRS.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

## **Accessing TRCVISSCTLR**

Must be programmed if [TRCIDR4](#).NUMACPAIRS > 0b0000.

For any 2 comparators selected for the ViewInst start/stop function, the comparator containing the lower address must be a lower numbered comparator.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

#### **TRCVISSCTLR can be accessed through the external debug interface:**

<b>Component</b>	<b>Offset</b>	<b>Instance</b>
ETE	0x088	TRCVISSCTLR

This interface is accessible as follows:

- When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.