

# MPAMHCR\_EL2, MPAM Hypervisor Control Register (EL2)

The MPAMHCR\_EL2 characteristics are:

## Purpose

Controls the PARTID virtualization features of MPAM. It controls the mapping of virtual PARTIDs into physical PARTIDs in [MPAM0\\_EL1](#) when EL0\_VPMEN == 1 and in [MPAM1\\_EL1](#) when EL1\_VPMEN == 1.

## Configuration

This register is present only when FEAT\_MPAM is implemented and MPAMIDR\_EL1.HAS\_HCR == 1. Otherwise, direct accesses to MPAMHCR\_EL2 are undefined.

This register has no effect if EL2 is not enabled in the current Security state.

## Attributes

MPAMHCR\_EL2 is a 64-bit register.

## Field descriptions

63	62616059585756555453525150494847464544434241	40	393837363534	33
RES0				
<a href="#">TRAP_MPAMIDR_EL1</a>	<a href="#">RES0</a>	<a href="#">GSTAPP_PLK</a>	<a href="#">RES0</a>	<a href="#">EL1_VPMEN</a>
31	3029282726252423222120191817161514131211109	8	765432	1

### Bits [63:32]

Reserved, res0.

### TRAP\_MPAMIDR\_EL1, bit [31]

Trap accesses from EL1 to [MPAMIDR\\_EL1](#) to EL2.

<a href="#">TRAP_MPAMIDR_EL1</a>	Meaning
0b0	This control does not cause any instructions to be trapped.

0b1

Direct accesses  
to  
[MPAMIDR\\_EL1](#)  
from EL1 are  
trapped to EL2.

---

The reset behavior of this field is:

- On a Warm reset:
  - When EL3 is not implemented, this field resets to 1.
  - When EL3 is implemented, this field resets to an architecturally unknown value.

#### Bits [30:9]

Reserved, res0.

#### GSTAPP\_PLK, bit [8]

Make the PARTIDs at EL0 the same as the PARTIDs at EL1. When executing at EL0, EL2 is enabled, [HCR\\_EL2.TGE](#) == 0 and GSTAPP\_PLK = 1, [MPAM1\\_EL1](#) is used instead of [MPAM0\\_EL1](#) to generate MPAM labels for memory requests.

GSTAPP_PLK	Meaning
0b0	<a href="#">MPAM0_EL1</a> is used to generate MPAM labels when executing at EL0.
0b1	<a href="#">MPAM1_EL1</a> is used to generate MPAM labels when executing at EL0 with EL2 enabled and <a href="#">HCR_EL2.TGE</a> == 0. Otherwise <a href="#">MPAM0_EL1</a> is used.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

#### Bits [7:2]

Reserved, res0.

#### EL1\_VPMEN, bit [1]

Enable the virtual PARTID mapping of the PARTID fields in [MPAM1\\_EL1](#) when executing at EL1. This bit also enables virtual PARTID mapping when [MPAM1\\_EL1](#) is used to generate MPAM labels for memory requests at EL0 due to GSTAPP\_PLK == 1.

<b>EL1_VPMEN</b>	<b>Meaning</b>
0b0	<a href="#">MPAM1_EL1</a> .PARTID_I and <a href="#">MPAM1_EL1</a> .PARTID_D are physical PARTIDs that are used to label memory system requests.
0b1	<a href="#">MPAM1_EL1</a> .PARTID_I and <a href="#">MPAM1_EL1</a> .PARTID_D are virtual PARTIDs that are used to index the PhyPARTID fields of <a href="#">MPAMVPM0_EL2</a> to <a href="#">MPAMVPM7_EL2</a> registers to map the virtual PARTID into a physical PARTID to label memory system requests.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

#### **EL0\_VPMEN, bit [0]**

Enable the virtual PARTID mapping of the PARTID fields of [MPAM0\\_EL1](#) unless [HCR\\_EL2](#).E2H == 1 and [HCR\\_EL2](#).TGE == 1.

When [HCR\\_EL2](#).E2H == 1 and [HCR\\_EL2](#).TGE == 1, EL0\_VPMEN is ignored and MPAM0\_EL1 PARTID fields are not mapped.

When [MPAMHCR\\_EL2](#).GSTAPP\_PLK == 1 and [HCR\\_EL2](#).TGE == 0, [MPAM1\\_EL1](#) is used as the source of PARTIDs and the virtual PARTID mapping of [MPAM1\\_EL1](#) PARTIDs is controlled by [MPAMHCR\\_EL2](#).EL1\_VPMEN.

<b>EL0_VPMEN</b>	<b>Meaning</b>
0b0	<a href="#">MPAM0_EL1</a> .PARTID_I and <a href="#">MPAM0_EL1</a> .PARTID_D are physical PARTIDs that are used to label memory system requests.

0b1 [MPAM0\\_EL1](#).PARTID\_I and [MPAM0\\_EL1](#).PARTID\_D are virtual PARTIDs that are used to index the PhyPARTID fields of [MPAMVPM0\\_EL2](#) to [MPAMVPM7\\_EL2](#) registers to map the virtual PARTID into a physical PARTID to label memory system requests.

---

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

## Accessing MPAMHCR\_EL2

Accesses to this register use the following encodings in the System register encoding space:

### MRS <Xt>, MPAMHCR\_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0100	0b000

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        X[t, 64] = NVMem[0x930];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1'
then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = MPAMHCR_EL2;

```

```

elseif PSTATE.EL == EL3 then
    X[t, 64] = MPAMHCR_EL2;

```

## MSR MPAMHCR\_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0100	0b000

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        NVMem[0x930] = X[t, 64];
    elseif EL2Enabled() && HCR_EL2.NV == '1' then
        if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1'
        then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elseif PSTATE.EL == EL2 then
        if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            MPAMHCR_EL2 = X[t, 64];
    elseif PSTATE.EL == EL3 then
        MPAMHCR_EL2 = X[t, 64];

```

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.