SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by	Sh
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Pseuc</u>

## **STNP**

<u>Base</u> Instructions

Store Pair of Registers, with non-temporal hint, calculates an address from a base register value and an immediate offset, and stores two 32-bit words or two 64-bit doublewords to the calculated address, from two registers. For information about memory accesses, see *Load/Store addressing modes*. For information about Non-temporal pair instructions, see *Load/Store Non-temporal pair*.

31 30	29 28	27 2	5 25	24	23 2	22 21	20 19	18 17	16 15	14 13	3 12 1	1 10	9	8	7	6	5	4	3	2	1	0
x 0	1 0	1 0	0	0	0	0	ir	mm7			Rt2			F	≀n					Rt		
орс						L																
32-bit (opc == 00)																						
	-																					
	S'	TNP	< M	It 1	>,	< M	t2>,	[ <x1< th=""><th>n   SP</th><th>&gt;{,</th><th>#<ir< th=""><th>nm&gt;</th><th>} ]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></ir<></th></x1<>	n   SP	>{,	# <ir< th=""><th>nm&gt;</th><th>} ]</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></ir<>	nm>	} ]									
									•													

```
64-bit (opc == 10)

STNP <Xt1>, <Xt2>, [<Xn | SP>{, #<imm>}]

// Empty.
```

### **Assembler Symbols**

<wt1></wt1>	Is the 32-bit name of the first general-purpose register to transferred, encoded in the "Rt" field.	be
~C+1M7~	T 11 00 1 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1	

Second Second

<Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.

<Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

For the 32-bit variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.

For the 64-bit variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

### **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
if opc<0> == '1' then UNDEFINED;
integer scale = 2 + UInt(opc<1>);
constant integer datasize = 8 << scale;
bits(64) offset = LSL(SignExtend(imm7, 64), scale);
boolean tagchecked = n != 31;</pre>
```

### **Operation**

```
bits(64) address;
bits(datasize) data1;
bits(datasize) data2;
constant integer dbytes = datasize DIV 8;
boolean privileged = PSTATE.EL != ELO;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescGPR (MemOp_STORE</u>, TRUE, priviled
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
address = address + offset;
data1 = X[t, datasize];
data2 = X[t2, datasize];
Mem[address, dbytes, accdesc] = data1;
Mem[address+dbytes, dbytes, accdesc] = data2;
```

# **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
Instructions	Instructions	Instructions	Instructions	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu