	Sh
I	Pseud

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

# LDRB (register)

Load Register Byte (register) calculates an address from a base register value and an offset register value, loads a byte from memory, zero-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.

31 30 29 28 2	7 26 25 24 23 22 21	20 19 18 17 16	15 14 13	12	11 10	9 8	7	6	5	4	3	2	1	0
0 0 1 1 1	1 0 0 0 0 1 1	Rm	option	S	1 0		Rn					Rt		
size	орс													

## **Extended register (option != 011)**

```
LDRB \langle Wt \rangle, [\langle Xn \mid SP \rangle, (\langle Wm \rangle \mid \langle Xm \rangle), \langle extend \rangle {\langle amount \rangle}]
```

### **Shifted register (option == 011)**

### **Assembler Symbols**

<wt></wt>	Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<wm></wm>	When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.
<xm></xm>	When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.
<extend></extend>	

Is the index extend specifier, encoded in "option":

option	<extend></extend>
010	UXTW
110	SXTW
111	SXTX

<amount>

Is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.

#### **Shared Decode**

```
integer n = <u>UInt</u>(Rn);
integer t = <u>UInt</u>(Rt);
integer m = <u>UInt</u>(Rm);
```

#### **Operation**

#### **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu