Index by

Encoding

Base SIMD&FP Instructions Instructions

SVE Instructions SME Instructions

# RCWSWP, RCWSWPA, RCWSWPL, RCWSWPAL

Read Check Write Swap doubleword in memory atomically loads a 64-bit doubleword from a memory location, and conditionally stores the value held in a register back to the same memory location. Storing back to memory is conditional on RCW Checks. The value initially loaded from memory is returned in the destination register. This instruction updates the condition flags based on the result of the update of memory.

- RCWSWPA and RCWSWPAL load from memory with acquire semantics.
- RCWSWPL and RCWSWPAL store to memory with release semantics.
- RCWSWP has neither acquire nor release semantics.

# Integer (FEAT\_THE)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 0 1 1 1 0 0 0 A R 1 Rs 1 0 1 0 0 0 Rn Rt

S 03 opc
```

```
RCWSWP (A == 0 \&\& R == 0)
```

```
RCWSWP <Xs>, <Xt>, [<Xn | SP>]
```

### RCWSWPA (A == 1 && R == 0)

```
RCWSWPA <Xs>, <Xt>, [<Xn | SP>]
```

#### RCWSWPAL (A == 1 && R == 1)

```
RCWSWPAL <Xs>, <Xt>, [<Xn SP>]
```

RCWSWPL <Xs>, <Xt>, [<Xn SP>]

#### RCWSWPL (A == 0 && R == 1)

```
if !IsFeatureImplemented(FEAT_THE) then UNDEFINED;
integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);

boolean acquire = A == '1' && Rt != '11111';
boolean release = R == '1';
boolean tagchecked = n != 31;
```

# **Assembler Symbols**

<xs></xs>	Is the 64-bit name of the o	general-purpose register to be

stored, encoded in the "Rs" field.

<Xt> Is the 64-bit name of the general-purpose register to be

loaded, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or

stack pointer, encoded in the "Rn" field.

## **Operation**

#### **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel; Build timestamp: 2023-09-18T17:56

Sh Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.