MPAMCFG_PART_SEL, MPAM Partition Configuration Selection Register

The MPAMCFG PART SEL characteristics are:

Purpose

Selects a partition ID to configure.

MPAMCFG_PART_SEL_s selects a Secure PARTID to configure. MPAMCFG_PART_SEL_ns selects a Non-secure PARTID to configure. MPAMCFG_PART_SEL_rt selects a Root PARTID to configure. MPAMCFG_PART_SEL_rl selects a Realm PARTID to configure.

After setting this register with a PARTID, software (usually a hypervisor) can perform a series of accesses to MPAMCFG registers to configure parameters for MPAM resource controls to use when requests have that PARTID.

Configuration

This register is present only when FEAT_MPAM is implemented and (MPAMF_IDR.HAS_CCAP_PART == 1, or MPAMF_IDR.HAS_CPOR_PART == 1, or MPAMF_IDR.HAS_MBW_PART == 1, or MPAMF_IDR.HAS_PRI_PART == 1, or MPAMF_IDR.HAS_PARTID_NRW == 1, or (MPAMF_IDR.EXT == 0 and MPAMF_IDR.HAS_IMPL_IDR == 1) or (MPAMF_IDR.EXT == 1, MPAMF_IDR.HAS_IMPL_IDR == 1 and MPAMF_IDR.NO_IMPL_PART == 0)). Otherwise, direct accesses to MPAMCFG_PART_SEL are res0.

The power and reset domain of each MSC component is specific to that component.

Attributes

MPAMCFG PART SEL is a 32-bit register.

Field descriptions

31 30 29 28	27 26 25 24	23 22 21 20 19 18 17	16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RES0	RIS	RES0	INTERNAL	PARTID_SEL

Bits [31:28]

Reserved, res0.

RIS, bits [27:24]

When (FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented), MPAMF_IDR.EXT == 1 and MPAMF_IDR.HAS_RIS == 1:

Resource Instance Selector. RIS selects one resource to configure through MPAMCFG registers and describe with MPAMF ID registers.

Otherwise:

Reserved, res0.

Bits [23:17]

Reserved, res0.

INTERNAL, bit [16]

Internal PARTID.

If <u>MPAMF_IDR</u>.HAS_PARTID_NRW == 0b1:

INTERNAL	Meaning
0b0	PARTID SEL is interpreted
	as a request PARTID and
	ignored except for use with
	MPAMCFG_INTPARTID
	register access.
0b1	PARTID SEL is interpreted
	as an internal PARTID and
	used for access to
	MPAMCFG control settings
	except for
	MPAMCFG INTPARTID.

If PARTID narrowing is implemented as indicated by MPAMF_IDR. HAS_PARTID_NRW = 1, when accessing other MPAMCFG registers the value of the MPAMCFG_PART_SEL.INTERNAL bit is checked for these conditions:

- When the <u>MPAMCFG_INTPARTID</u> register is read or written, if the value of MPAMCFG_PART_SEL.INTERNAL is not 0, an Unexpected INTERNAL error is set in <u>MPAMF_ESR</u>.
- When an MPAMCFG register other than <u>MPAMCFG_INTPARTID</u> is read or written, if the value of MPAMCFG_PART_SEL.INTERNAL is not 1, <u>MPAMF_ESR</u> is set to indicate an intPARTID_Range error.

In either error case listed here, the value returned by a read operation is unpredictable, and the control settings are not affected by a write.

When MPAMF_IDR.HAS_PARTID_NRW == 0, access to this field is **RAZ/WI**.

PARTID_SEL, bits [15:0]

Selects the partition ID to configure.

Reads and writes to other MPAMCFG registers are indexed by PARTID_SEL and by the NS bit used to access MPAMCFG_PART_SEL to access the configuration for a single partition.

Accessing MPAMCFG_PART_SEL

This register is within the MPAM feature page memory frames. In a system that supports Secure and Non-secure memory maps, there must be both Secure and Non-secure MPAM feature pages.

MPAMCFG_PART_SEL_s must only be accessible from the Secure MPAM feature page. MPAMCFG_PART_SEL_ns must only be accessible from the Non-secure MPAM feature page.

MPAMCFG_PART_SEL_s and MPAMCFG_PART_SEL_ns must be separate registers. The Secure instance (MPAMCFG_PART_SEL_s) accesses the PARTID selector used for Secure PARTIDs, and the Non-secure instance (MPAMCFG_PART_SEL_ns) accesses the PARTID selector used for Non-secure PARTIDs.

MPAMCFG_PART_SEL can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x0100	MPAMCFG_PART_SEL_s

Accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x0100	MPAMCFG_PART_SEL_ns

Accesses on this interface are RW.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x0100	MPAMCFG_PART_SEL_rt

When FEAT RME is implemented, accesses on this interface are RW.

Component	Frame	Offset	Instance
-----------	-------	--------	----------

When FEAT RME is implemented, accesses on this interface are RW.

AArch32 Registers AArch64 Registers

AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.