AArch64
Instructions

Index by Encoding External Registers

ID_DFR1_EL1, Debug Feature Register 1

The ID DFR1 EL1 characteristics are:

Purpose

Provides top level information about the debug system in AArch32.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

Configuration

AArch64 System register ID_DFR1_EL1 bits [31:0] are architecturally mapped to AArch32 System register ID_DFR1[31:0].

Note

Prior to the introduction of the features described by this register, this register was unnamed and reserved, res0 from EL1, EL2, and EL3.

Attributes

ID_DFR1_EL1 is a 64-bit register.

Field descriptions

When AArch32 is supported:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RES0		
RES0	HPMN0	MTPMU
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4	3 2 1 0

Bits [63:8]

Reserved, res0.

HPMN0, bits [7:4]

Zero PMU event counters for a Guest operating system. Defined values are:

HPMN0	Meaning
0b0000	Setting <u>HDCR</u> .HPMN to zero
	has constrained unpredictable
	behavior.
0b0001	Setting <u>HDCR</u> .HPMN to zero
	has defined behavior.

All other values are reserved.

If FEAT_PMUv3 is not implemented, FEAT_FGT is not implemented, or EL2 is not implemented, the only permitted value is <code>0b0000</code>.

FEAT_HPMN0 implements the functionality identified by the value 0b0001.

From Armv8.8, in an implementation that includes FEAT_PMUv3, FEAT FGT, and EL2, the value <code>0b0000</code> is not permitted.

MTPMU, bits [3:0]

Multi-threaded PMU extension. Defined values are:

MTPMU	Meaning	
0b0000	FEAT_MTPMU not implemented. If	
	FEAT_PMUv3 is implemented, it is	
	implementation defined whether	
	<pre>PMEVTYPER<n>.MT are read/</n></pre>	
	write or res0.	
0b0001	FEAT MTPMU and FEAT PMUv3	
	implemented.	
	<pre>PMEVTYPER<n>.MT are read/</n></pre>	
	write. When FEAT_MTPMU is	
	disabled, the Effective values of	
	$\underline{PMEVTYPER < n >}$.MT are 0.	
0b1111	FEAT_MTPMU not implemented. If	
	FEAT_PMUv3 is implemented,	
	<u>PMEVTYPER<n></n></u> .MT are res0.	

All other values are reserved.

FEAT_MTPMU implements the functionality identified by the value 0b0001.

From Armv8.6, in an implementation that includes FEAT_PMUv3, the value <code>0b0000</code> is not permitted.

In an implementation that does not include FEAT_PMUv3, the value <code>0b0001</code> is not permitted.

Otherwise:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bits [63:0]

Reserved, unknown.

Accessing ID_DFR1 EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, ID DFR1 EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0011	0b101

```
if PSTATE.EL == ELO then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED:
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &&
(IsFeatureImplemented(FEAT FGT) | !
IsZero(ID_DFR1_EL1) | boolean
IMPLEMENTATION_DEFINED "ID_DFR1_EL1 trapped by
HCR_EL2.TID3") && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_DFR1_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ID_DFR1_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID_DFR1_EL1;
```

	28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d9	
С	opyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. Th document is Non-Confidentia	is
	document is ivon-confidentic	11.