AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers

TRCSSCCR<n>, Single-shot Comparator Control Register <n>, n = 0 - 7

The TRCSSCCR<n> characteristics are:

Purpose

Controls the corresponding Single-shot Comparator Control resource.

Configuration

External register TRCSSCCR<n> bits [31:0] are architecturally mapped to AArch64 System register TRCSSCCR<n>[31:0].

This register is present only when FEAT_ETE is implemented, FEAT_TRC_EXT is implemented and UInt(TRCIDR4.NUMSSCC) > n. Otherwise, direct accesses to TRCSSCCR<n> are res0.

Attributes

TRCSSCCR<n> is a 32-bit register.

Field descriptions

31302928272625	24	23	22	21	20	19	18	17	16	15	14	13
RES0	RST	ARC[7]	ARC[6]	ARC[5]	ARC[4]	ARC[3]	ARC[2]	ARC[1]	ARC[0]	SAC[15]	SAC[14]	SAC[13]

Bits [31:25]

Reserved, res0.

RST, bit [24]

Selects the Single-shot Comparator Control mode.

RST	Meaning
0b0	The Single-shot Comparator
	Control is in single-shot mode.
0b1	The Single-shot Comparator
	Control is in multi-shot mode.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

ARC[< m>], bit [m+16], for m = 7 to 0

Selects one or more Address Range Comparators for Single-shot control.

ARC[<m>]</m>	Meaning
0b0	The Address Range
	Comparator $< m >$, is not
	selected for Single-shot
	control.
0b1	The Address Range
	Comparator <m>, is</m>
	selected for Single-shot
	control.

This bit is res0 if $m \ge TRCIDR4.NUMACPAIRS$.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

SAC[<m>], bit [m], for m = 15 to 0

Selects one or more Single Address Comparators for Single-shot control.

SAC[<m>]</m>	Meaning
0b0	The Single Address
	Comparator $< m >$, is not
	selected for Single-shot
	control.
0b1	The Single Address
	Comparator $< m >$, is
	selected for Single-shot
	control.

This bit is res0 if $m \ge 2 \tilde{A} - TRCIDR4.NUMACPAIRS$.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Accessing TRCSSCCR<n>

Must be programmed if any $\overline{TRCRSCTLR} < a > .GROUP == 0b0011$ and $\overline{TRCRSCTLR} < a > .SINGLE SHOT[n] == 1.$

Writes are constrained unpredictable if the trace unit is not in the Idle state.

TRCSSCCR<n> can be accessed through the external debug interface:

Component	Offset	Instance
ETE	0x280 + (4	TRCSSCCR <n></n>
	* n)	

This interface is accessible as follows:

- When OSLockStatus(), or !AllowExternalTraceAccess() or ! IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	External
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.