<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Pseu

UMAX (register)

Unsigned Maximum (register) determines the unsigned maximum of the two source register values and writes the result to the destination register.

Integer (FEAT CSSC)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
sf 0 0 1 1 0 1 0 1 1 0
                                    0 1 1 0 0 1
                             Rm
```

32-bit (sf == 0)

```
UMAX <Wd>, <Wn>, <Wm>
```

64-bit (sf == 1)

```
UMAX \langle Xd \rangle, \langle Xn \rangle, \langle Xm \rangle
if !IsFeatureImplemented(FEAT_CSSC) then UNDEFINED;
constant integer datasize = 32 << UInt(sf);</pre>
integer n = UInt(Rn);
integer m = UInt(Rm);
integer d = UInt(Rd);
```

Assembler Symbols

<wd></wd>	Is the 32-bit name of the general-purpose destination
	register, encoded in the "Rd" field.

<Wn> Is the 32-bit name of the first general-purpose source

register, encoded in the "Rn" field.

<Wm> Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.

< Xd >Is the 64-bit name of the general-purpose destination

register, encoded in the "Rd" field.

<Xn> Is the 64-bit name of the first general-purpose source

register, encoded in the "Rn" field.

<Xm> Is the 64-bit name of the second general-purpose source

register, encoded in the "Rm" field.

Operation

```
bits(datasize) operand1 = X[n, datasize];
bits(datasize) operand2 = X[m, datasize];
integer result = \underline{Max}(\underline{UInt}(operand1), \underline{UInt}(operand2));
X[d, datasize] = result < datasize - 1:0>;
```

Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu