<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Pseu

## **STZGM**

Store Tag and Zero Multiple writes a naturally aligned block of N Allocation Tags and stores zero to the associated data locations, where the size of N is identified in DCZID\_EL0.BS, and the Allocation Tag is taken from the source register bits<3:0>.

This instruction is undefined at ELO.

This instruction generates an Unchecked access.

## Integer (FEAT\_MTE2)

```
STZGM <Xt>, [<Xn | SP>]
```

```
if !IsFeatureImplemented(FEAT_MTE2) then UNDEFINED;
integer t = UInt(Xt);
integer n = UInt(Xn);
```

## **Assembler Symbols**

<Xt> Is the 64-bit name of the general-purpose source register,

encoded in the "Xt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or

stack pointer, encoded in the "Xn" field.

## Operation

```
if PSTATE.EL == ELO then
    UNDEFINED;
bits(64) data = \underline{X}[t, 64];
bits(4) tag = data<3:0>;
bits(64) address;
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
integer size = 4 * (2 ^ (UInt(DCZID_EL0.BS)));
address = Align (address, size);
integer count = size >> LOG2_TAG_GRANULE;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescLDGSTG</u> (<u>MemOp_STORE</u>);
for i = 0 to count-1
    AArch64.MemTag[address, accdesc] = tag;
    Mem[address, TAG_GRANULE, accdesc] = Zeros(8 * TAG_GRANULE);
    address = address + TAG_GRANULE;
```

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu