MOV (element)

Move vector element to another vector element. This instruction copies the vector element of the source SIMD&FP register to the specified vector element of the destination SIMD&FP register.

This instruction can insert data into individual elements within a SIMD&FP register without clearing the remaining bits to zero.

Depending on the settings in the *CPACR_EL1*, *CPTR_EL2*, and *CPTR_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This is an alias of INS (element). This means:

- The encodings in this description are named to match the encodings of INS (element).
- The description of <u>INS (element)</u> gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

is equivalent to

and is always the preferred disassembly.

Assembler Symbols

<Vd>

Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ts>

Is an element size specifier, encoded in "imm5":

imm5	<ts></ts>
x0000	RESERVED
xxxx1	В
xxx10	Н
xx100	S
x1000	D

<index1>

Is the destination element index encoded in "imm5":

imm5	<index1></index1>		
x0000	RESERVED		
xxxx1	imm5<4:1>		
xxx10	imm5<4:2>		
xx100	imm5<4:3>		
x1000	imm5<4>		

<Vn>

Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<index2>

Is the source element index encoded in "imm5:imm4":

<index2></index2>		
RESERVED		
imm4<3:0>		
imm4<3:1>		
imm4<3:2>		
imm4<3>		

Unspecified bits in "imm4" are ignored but should be set to zero by an assembler.

Operation

The description of $\underline{\text{INS (element)}}$ gives the operational pseudocode for this instruction.

Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu