x by	<u>Sh</u>
ding	<u>Pseu</u>

## LD2D (scalar plus scalar)

Contiguous load two-doubleword structures to two vectors (scalar index)

Contiguous load two-doubleword structures, each to the same element number in two vector registers from the memory address generated by a 64-bit scalar base and a 64-bit scalar index register scaled by the element size (LSL option) and added to the base address. After each structure access the index value is incremented by two. The index register is not updated by the instruction

Each predicate element applies to the same element number in each of the two vector registers, or equivalently to the two consecutive doublewords in memory which make up each structure. Inactive elements will not cause a read from Device memory or signal a fault, and the corresponding element is set to zero in each of the two destination vector registers.

31302928272625	24	23	2221	20191817	16 15 14 13	121110	98765	4 3 2 1 0
1 0 1 0 0 1 0	1	1	0 1	Rm	1 1 0	Pg	Rn	Zt
msz<1>msz<0>								

```
LD2D { <Zt1>.D, <Zt2>.D }, <Pg>/Z, [<Xn | SP>, <Xm>, LSL #3]
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if Rm == '11111' then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer nreg = 2;
```

## **Assembler Symbols**

<zt1></zt1>	Is the name of the first scalable vector register to be transferred, encoded in the "Zt" field.
<zt2></zt2>	Is the name of the second scalable vector register to be transferred, encoded as "Zt" plus 1 modulo 32.
<pg></pg>	Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<xm></xm>	Is the 64-bit name of the general-purpose offset register, encoded in the "Rm" field.

## Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(64) base;
bits(PL) mask = P[q, PL];
bits(64) offset;
constant integer mbytes = esize DIV 8;
array [0..1] of bits(VL) values;
boolean contiguous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = TRUE;
AccessDescriptor accdesc = CreateAccDescSVE (MemOp_LOAD, nontemporal, co
if !AnyActiveElement (mask, esize) then
     if n == 31 && ConstrainUnpredictableBool (Unpredictable_CHECKSPNONEA
          CheckSPAlignment();
else
     if n == 31 then <a href="CheckSPAlignment">CheckSPAlignment</a>();
    base = if n == 31 then SP[] else X[n, 64];
     offset = X[m, 64];
for e = 0 to elements-1
     for r = 0 to nreg-1
          if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
               integer eoff = UInt(offset) + (e * nreg) + r;
              bits(64) addr = base + eoff * mbytes;
              Elem[values[r], e, esize] = Mem[addr, mbytes, accdesc];
          else
               \underline{\text{Elem}}[\text{values}[r], e, \text{esize}] = \underline{\text{Zeros}}(\text{esize});
for r = 0 to nreg-1
     \underline{Z}[(t+r) \text{ MOD } 32, \text{ VL}] = \text{values}[r];
```

## **Operational information**

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then if PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
Instructions	Instructions	Instructions	Instructions	Encoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Sh Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.