# TRCSYNCPR, Synchronization Period Register

The TRCSYNCPR characteristics are:

### **Purpose**

Controls how often trace protocol synchronization requests occur.

## **Configuration**

External register TRCSYNCPR bits [31:0] are architecturally mapped to AArch64 System register TRCSYNCPR[31:0].

This register is present only when FEAT\_ETE is implemented and FEAT\_TRC\_EXT is implemented. Otherwise, direct accesses to TRCSYNCPR are res0.

#### **Attributes**

TRCSYNCPR is a 32-bit register.

### Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1	0
RES0	PERIOD	

#### Bits [31:5]

Reserved, res0.

#### PERIOD, bits [4:0]

Defines the number of bytes of trace between each periodic trace protocol synchronization request.

Meaning
Trace protocol
synchronization is disabled.
Trace protocol
synchronization request
occurs after 2 <sup>8</sup> bytes of trace.
Trace protocol
synchronization request
occurs after $2^9$ bytes of trace.

0b01010	Trace protocol synchronization request occurs after 2 <sup>10</sup> bytes of trace.
0b01011	Trace protocol synchronization request occurs after 2 <sup>11</sup> bytes of trace.
0b01100	Trace protocol synchronization request occurs after 2 <sup>12</sup> bytes of trace.
0b01101	Trace protocol synchronization request occurs after 2 <sup>13</sup> bytes of trace.
0b01110	Trace protocol synchronization request occurs after 2 <sup>14</sup> bytes of trace.
0b01111	Trace protocol synchronization request occurs after 2 <sup>15</sup> bytes of trace.
0b10000	Trace protocol synchronization request occurs after 2 <sup>16</sup> bytes of trace.
0b10001	Trace protocol synchronization request occurs after 2 <sup>17</sup> bytes of trace.
0b10010	Trace protocol synchronization request occurs after 2 <sup>18</sup> bytes of trace.
0b10011	Trace protocol synchronization request occurs after 2 <sup>19</sup> bytes of trace.
0b10100	Trace protocol synchronization request occurs after 2 <sup>20</sup> bytes of trace.

Other values are reserved. If a reserved value is programmed into PERIOD, then the behavior of the synchronization period counter is

constrained unpredictable and one of the following behaviors occurs:

- No trace protocol synchronization requests are generated by this counter.
- Trace protocol synchronization requests occur at the specified period.
- Trace protocol synchronization requests occur at some other unknown period which can vary.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

### **Accessing TRCSYNCPR**

Must be programmed if  $\underline{TRCIDR3}$ .SYNCPR == 0.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

#### TRCSYNCPR can be accessed through the external debug interface:

Component	Offset	Instance
ETE	0x034	TRCSYNCPR

This interface is accessible as follows:

- When OSLockStatus(), or !AllowExternalTraceAccess() or ! IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.