Index by

Encoding

External

Registers

GICD_ICFGR<n>E, Interrupt Configuration Registers (Extended SPI Range), n = 0 - 63

The GICD ICFGR<n>E characteristics are:

Purpose

AArch32

Registers

Determines whether the corresponding SPI in the extended SPI range is edge-triggered or level-sensitive.

Configuration

This register is present only when FEAT_GICv3p1 is implemented. Otherwise, direct accesses to GICD_ICFGR<n>E are res0.

When GICD TYPER.ESPI==0, these registers are res0.

When GICD_TYPER.ESPI==1, the number of implemented GICD_ICFGR<n>E registers is ((GICD_TYPER.ESPI_range+1)*2). Registers are numbered from 0.

Attributes

GICD ICFGR<n>E is a 32-bit register.

Field descriptions

Int_config<x>, bits [2x+1:2x], for x = 15 to 0

Indicates whether the interrupt is level-sensitive or edge-triggered.

 $Int_config[0]$ (bit[2x]) is res0.

Int_config <x></x>	Meaning
0b00	Corresponding
	interrupt is level-
	sensitive.
0b10	Corresponding
	interrupt is edge-
	triggered.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Accessing GICD_ICFGR<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICD ICFGR<n>E, the corresponding bit is res0.

When <u>GICD_CTLR</u>.DS==0, a register bit that corresponds to a Group 0 or Secure Group 1 interrupt is RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

GICD_ICFGR<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance	
GIC	Dist_base	0x3000 +	GICD_ICFGR	<n>E</n>
Distributor		(4 * n)		

Accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.