AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

GICD_IROUTER<n>, Interrupt Routing Registers, n = 32 - 1019

The GICD IROUTER<n> characteristics are:

Purpose

When affinity routing is enabled, provides routing information for the SPI with INTID n.

Configuration

These registers are available in all configurations of the GIC. If the GIC implementation supports two Security states, these registers are Common.

The maximum value of n is given by (32*(GICD_TYPER.ITLinesNumber+1) - 1). GICD_IROUTER<n> registers where n=0 to 31 are reserved.

Attributes

GICD_IROUTER<n> is a 64-bit register.

Field descriptions

63 62616059585756555453525150494847464544434241403938373635343332

		Allo		
Interrupt_Routing_Mode	RES0	Aff2	Aff1	Aff0
31	30292827262524	2322212019181716	151413121110 9 8	76543210

Bits [63:40]

Reserved, res0.

Aff3, bits [39:32]

Affinity level 3.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Interrupt Routing Mode, bit [31]

Interrupt Routing Mode. Defines how SPIs are routed in an affinity hierarchy:

Interrupt_Routing_Mode	Meaning
0b0	Interrupts
	routed to
	the PE
	specified by
	a.b.c.d. In
	this routing,
	a, b, c, and d
	are the
	values of
	fields Aff3,
	Aff2, Aff1,
	and Aff0
	respectively.
0b1	Interrupts
	routed to
	any PE
	defined as a
	participating
	node.

If GICD_IROUTER<n>.IRM == 0 and the affinity path does not correspond to an implemented PE, then if the corresponding interrupt becomes pending behavior is constrained unpredictable:

- The interrupt is not forwarded to any PE, direct reads return the written value
- The affinity path is treated as an unknown implemented PE, direct reads return the unknown implemented PE
- The affinity path is treated as an unknown implemented PE, direct reads return the written value

When <u>GICD_TYPER</u>.No1N is 1, 1 of N distribution is not supported. Setting this field to 1 is constrained unpredictable, the permitted behaviors are:

- The field behaves as if set to 0 for all purposes.
- The field behaves as if set to 0 for all purposes other than a direct-read of the register.
- The interrupt is treated as not targeting any PE.

When this bit is set to 1, GICD_IROUTER<n>.{Aff3, Aff2, Aff1, Aff0} are unknown.

Note

An implementation might choose to make the Aff<n> fields RO when this field is 1.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Bits [30:24]

Reserved, res0.

Aff2, bits [23:16]

Affinity level 2.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Aff1, bits [15:8]

Affinity level 1.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Aff0, bits [7:0]

Affinity level 0.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

For an SPI with INTID m:

- The corresponding GICD_IROUTER<n> register number, n, is given by n = m.
- The offset of the GICD IROUTER<n> register is 0x6000 + 8n.

Accessing GICD_IROUTER<n>

These registers are used only when affinity routing is enabled. When affinity routing is not enabled:

- These registers are res0. An implementation is permitted to make the register RAZ/WI in this case.
- The <u>GICD_ITARGETSR<n></u> registers provide interrupt routing information.

Note

When affinity routing becomes enabled for a Security state (for example, following a reset or following a write to GICD_CTLR) the value of all writeable fields in this register is unknown for that Security state. When the group of an interrupt changes so the ARE setting for the interrupt changes to 1, the value of this register is unknown for that interrupt.

If <u>GICD_CTLR</u>.DS==0, unless the <u>GICD_NSACR<n></u> registers permit Non-secure software to control Group 0 and Secure Group 1 interrupts, any GICD_IROUTER<n> registers that correspond to Group 0 or Secure Group 1 interrupts are accessible only by Secure accesses and are RAZ/WI to Non-secure accesses.

Note

For each interrupt, a GIC implementation might support fewer than 256 values for an affinity level. In this case, some bits of the corresponding affinity level field might be RO. Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than one time. The effect of the change must be visible in finite time.

GICD_IROUTER<n> can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Distributor	Dist_base	0x6000 + (8 * n)	GICD_IROUTER <n></n>

Accesses on this interface are RW.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

 $28/03/2023\ 16:02;\ 72747e43966d6b97dcbd230a1b3f0421d1ea3d94$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.