<u>SME</u>	<u>Index by</u>
<u>Instructions</u>	Encoding

Pseu

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

STRB (register)

Store Register Byte (register) calculates an address from a base register value and an offset register value, and stores a byte from a 32-bit register to the calculated address. For information about memory accesses, see *Load*/ Store addressing modes.

The instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an offset register value. The offset can be optionally shifted and extended.

31 30 29 2	28 27 26 25 24	4 23 22 21	20 19 18 17 16	15 14 13	12	11 10	9 8 7 6 5	4 3 2 1 0
0 0 1	1 1 0 0 0	0 0 1	Rm	option	S	1 0	Rn	Rt
size		орс						

Extended register (option != 011)

```
STRB \langle Wt \rangle, [\langle Xn | SP \rangle, (\langle Wm \rangle | \langle Xm \rangle), \langle extend \rangle {\langle amount \rangle}]
```

Shifted register (option == 011)

```
STRB <Wt>, [<Xn | SP>, <Xm>{, LSL <amount>}]
if option<1> == '0' then UNDEFINED; // sub-word index
ExtendType extend_type = DecodeRegExtend(option);
```

Assembler Symbols

<wt></wt>	Is the 32-bit nate transferred, end		 	ster to be
«V-» ICD»	7 1 0411	0 - 1		

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.

<Xm> When option < 0 > is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field.

<extend> Is the index extend specifier, encoded in "option":

option	<extend></extend>
010	UXTW
110	SXTW
111	SXTX

<amount>

Is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.

Shared Decode

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer m = UInt(Rm);
```

Operation

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu