<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Sh Pseu

AT

Address Translate. For more information, see op0==0b01, cache maintenance, TLB maintenance, and address translation instructions.

This is an alias of **SYS**. This means:

- The encodings in this description are named to match the encodings of <u>SYS</u>.
- The description of <u>SYS</u> gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

31	30	29	28	27	26	25	24	23	22	21	20	19	18 17 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	0	1	0	1	0	0	0	0	1	op1	0	1	1	1	1	0	0	Х	(op2	2			Rt		
										T			-		\overline{c}	Rn			\overline{CR}	m									

```
AT <at_op>, <Xt>
```

is equivalent to

```
SYS #<op1>, C7, <Cm>, #<op2>, <Xt>
```

and is the preferred disassembly when SysOp(op1,'0111',CRm,op2) == Sys_AT.

Assembler Symbols

<at op>

Is an AT instruction name, as listed for the AT system instruction group, encoded in "op1:CRm<0>:op2":

op1	CRm<0>	op2	<at_op></at_op>	Architectural Feature
000	0	000	S1E1R	_
000	0	001	S1E1W	_
000	0	010	S1E0R	_
000	0	011	S1E0W	_
000	1	000	S1E1RP	FEAT_PAN2
000	1	001	S1E1WP	FEAT_PAN2
000	1	010	S1E1A	FEAT_ATS1A
100	0	000	S1E2R	_
100	0	001	S1E2W	_
100	0	100	S12E1R	_
100	0	101	S12E1W	_
100	0	110	S12E0R	_
100	0	111	S12E0W	_
100	1	010	S1E2A	FEAT_ATS1A
110	0	000	S1E3R	_
110	0	001	S1E3W	_
110	1	010	S1E3A	FEAT_ATS1A

Operation

The description of <u>SYS</u> gives the operational pseudocode for this instruction.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56

Sh Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.