	Index by	
ons	Encoding	

Sh

Pseu

 $\begin{tabular}{ll} \underline{Base} & \underline{SIMD\&FP} \\ \underline{Instructions} & \underline{Instructions} \\ \end{tabular}$

<u>SVE</u> Instructions SME Instructions

STP

Store Pair of Registers calculates an address from a base register value and an immediate offset, and stores two 32-bit words or two 64-bit doublewords to the calculated address, from two registers. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: Post-index, Pre-index and Signed offset

Post-index

32-bit (opc == 00)

```
STP <Wt1>, <Wt2>, [<Xn | SP>], #<imm>
```

64-bit (opc == 10)

```
STP <Xt1>, <Xt2>, [<Xn|SP>], #<imm>
boolean wback = TRUE;
boolean postindex = TRUE;
```

Pre-index

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 

| x 0 | 1 0 1 0 0 1 1 0 | imm7 | Rt2 | Rn | Rt | Opc | L
```

32-bit (opc == 00)

```
STP <Wt1>, <Wt2>, [<Xn|SP>, \#<imm>]!
```

64-bit (opc == 10)

```
STP <Xt1>, <Xt2>, [<Xn | SP>, #<imm>]!
boolean wback = TRUE;
boolean postindex = FALSE;
```

Signed offset

3	1 30	29	28	27	26	25	24	23	22	21 20 19 18 17 16 15	14 13 12 11 10	9	8 7	6	5	4	3	2	1	0
X	0	1	0	1	0	0	1	0	0	imm7	Rt2		Rn					Rt		
	рс								L											

```
32-bit (opc == 00)

STP <Wt1>, <Wt2>, [<Xn | SP>{, #<imm>}]

64-bit (opc == 10)

STP <Xt1>, <Xt2>, [<Xn | SP>{, #<imm>}]

boolean wback = FALSE;
boolean postindex = FALSE;
```

For information about the constrained unpredictable behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *STP*.

Assembler Symbols

-TA711 -

<imm>

<111/1	Is the 32-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
<wt2></wt2>	Is the 32-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.
<xt1></xt1>	Is the 64-bit name of the first general-purpose register to be

Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.

<Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

For the 32-bit post-index and 32-bit pre-index variant: is the signed immediate byte offset, a multiple of 4 in the range -256 to 252, encoded in the "imm7" field as <imm>/4.

For the 32-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.

For the 64-bit post-index and 64-bit pre-index variant: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the "imm7" field as <imm>/8.

For the 64-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

Shared Decode

```
integer n = UInt(Rn);
integer t = UInt(Rt);
```

```
integer t2 = UInt(Rt2);
if L:opc<0> == '01' | opc == '11' then UNDEFINED;
integer scale = 2 + <u>UInt</u>(opc<1>);
constant integer datasize = 8 << scale;</pre>
bits (64) offset = LSL (SignExtend (imm7, 64), scale);
boolean tagchecked = wback | n != 31;
boolean rt_unknown = FALSE;
if wback && (t == n | t2 == n) && n != 31 then
   Constraint c = ConstrainUnpredictable (Unpredictable_WBOVERLAPST);
   assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF,
   case c of
                             rt_unknown = FALSE;
                                                   // value stored
       when Constraint NONE
       when Constraint_UNKNOWN rt_unknown = TRUE; // value stored i
       when Constraint UNDEF UNDEFINED;
```

Operation

```
bits(64) address;
bits (datasize) data1;
bits(datasize) data2;
constant integer dbytes = datasize DIV 8;
boolean privileged = PSTATE.EL != ELO;
AccessDescriptor accdesc = CreateAccDescGPR (MemOp_STORE, FALSE, privile
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
if !postindex then
    address = address + offset;
if rt_unknown && t == n then
    data1 = bits(datasize) UNKNOWN;
else
   data1 = X[t, datasize];
if rt_unknown && t2 == n then
   data2 = bits(datasize) UNKNOWN;
    data2 = X[t2, datasize];
if IsFeatureImplemented(FEAT_LSE2) then
    bits(2*datasize) full_data;
    if BigEndian (accdesc.acctype) then
        full_data = data1:data2;
    else
        full_data = data2:data1;
    accdesc.ispair = TRUE;
    Mem[address, 2*dbytes, accdesc] = full_data;
else
    Mem[address, dbytes, accdesc] = data1;
    Mem[address+dbytes, dbytes, accdesc] = data2;
if wback then
```

```
if postindex then
    address = address + offset;
if n == 31 then
    SP[] = address;
else
    X[n, 64] = address;
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu