<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Pseu

### STLUR (SIMD&FP)

Store-Release SIMD&FP Register (unscaled offset). This instruction stores a single SIMD&FP register to memory. The address that is used for the store is calculated from a base register value and an optional immediate offset.

The instruction has memory ordering semantics, as described in *Load-Acquire*, *Load-AcquirePC*, and *Store-Release*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

# Unscaled offset (FEAT LRCPC3)

```
31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0
size 0 1 1 1 0 1 x 0 0
                                      imm9
                                                     1 0
                                                                 Rn
                      opc
8-bit (size == 00 \&\& opc == 00)
         STLUR \langle Bt \rangle, [\langle Xn | SP \rangle \{, \#\langle simm \rangle \}]
16-bit (size == 01 \&\& opc == 00)
         STLUR <Ht>, [<Xn | SP>{, #<simm>}]
32-bit (size == 10 \&\& opc == 00)
         STLUR <St>, [<Xn | SP>{, #<simm>}]
64-bit (size == 11 && opc == 00)
         STLUR <Dt>, [<Xn SP>{, #<simm>}]
128-bit (size == 00 \&\& opc == 10)
         STLUR \langle Qt \rangle, [\langle Xn | SP \rangle \{, \#\langle simm \rangle \}]
    integer scale = UInt(opc<1>:size);
    if scale > 4 then UNDEFINED;
    bits(64) offset = SignExtend(imm9, 64);
```

#### **Assembler Symbols**

<Bt>

Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<Dt> Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field. <Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field. <Ot> Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field. <St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field. <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field. <simm> Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field

#### **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
MemOp memop = if opc<0> == '1' then MemOp LOAD else MemOp STORE;
constant integer datasize = 8 << scale;
boolean tagchecked = memop != MemOp PREFETCH && (n != 31);</pre>
```

## **Operation**

```
CheckFPAdvSIMDEnabled64();
bits(64) address;
bits(datasize) data;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescASIMDAcqRel</u> (memop, tagchecked);
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
address = address + offset;
case memop of
    when MemOp_STORE
        data = \underline{V}[t, datasize];
        Mem[address, datasize DIV 8, accdesc] = data;
    when MemOp LOAD
        data = Mem[address, datasize DIV 8, accdesc];
        V[t, datasize] = data;
```

#### **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel ; Build timestamp: 2023-09-18T17:56

Sh

Pseu

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.