GICD_NSACR<n>E, Non-secure Access Control Registers, n = 0 - 63

The GICD NSACR<n>E characteristics are:

Purpose

Enables Secure software to permit Non-secure software on a particular PE to create and control Group 0 interrupts.

Configuration

This register is present only when FEAT_GICv3p1 is implemented. Otherwise, direct accesses to GICD_NSACR<n>E are res0.

When <u>GICD TYPER</u>.ESPI==0, these registers are res0.

When <u>GICD_TYPER</u>.ESPI==1, the number of implemented GICD_ICFGR<n>E registers is ((<u>GICD_TYPER</u>.ESPI_range+1)*2). Registers are numbered from 0.

Attributes

GICD NSACR<n>E is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

NS a NS salve s

$NS_{access}< x>$, bits [2x+1:2x], for x=15 to 0

Controls Non-secure access of the interrupt with ID 16n + x.

If the corresponding interrupt does not support configurable Non-secure access, the field is RAZ/WI.

Otherwise, the field is RW and determines the level of Non-secure control permitted if the interrupt is a Secure interrupt. If the interrupt is a Non-secure interrupt, this field is ignored.

The possible values of each 2-bit field are:

NS_access <x></x>	Meaning	

0000	No Non-secure access is permitted to fields associated with the corresponding interrupt.
0b01	Non-secure read and write access is permitted to setpending bits in <a href="GICD_ISPENDR<n>E">GICD_ISPENDR<n>E</n> associated with the corresponding interrupt. A Non-secure write access to GICD_SETSPI_NSR is permitted to set the pending state of the corresponding interrupt.
0Ъ10	As 0b01, but adds Nonsecure read and write access permission to fields associated with the corresponding interrupt in the GICD_ICPENDR <n>E registers. A Non-secure write access to GICD_CLRSPI_NSR is permitted to clear the pending state of the corresponding interrupt. Also adds Non-secure read access permission to fields associated with the corresponding interrupt in the GICD_ISACTIVER<n>E and GICD_ICACTIVER<n>E</n></n></n>
0b11	registers. This encoding is treated as 0b10, but adds Non-secure read and write access permission to GICD_IROUTER <n>E fields associated with the corresponding interrupt.</n>

The reset behavior of this field is:

 \bullet On a GIC reset, this field resets to 0.

For interrupt ID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICD_NSACR<n>E number, n, is given by n = (m 4096) DIV 16.
- The offset of the required GICD_NSACR<n>E register is (0x3600 + (4*n)).

Accessing GICD_NSACR<n>E

GICD_NSACR<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance	
GIC Distributor	Dist_base		GICD_NSACI	R <n>E</n>
Distributor		(4 * n)		

This interface is accessible as follows:

- When GICD CTLR.DS == 1, accesses to this register are **RAZ/WI**.
- When GICD_CTLR.DS == 0 and an access is Secure, accesses to this register are **RW**.
- When GICD_CTLR.DS == 0 and an access is Non-secure, accesses to this register are **RAZ/WI**.
- When GICD_CTLR.DS == 0, FEAT_RME is implemented and an access is Root, accesses to this register are **RW**.
- When GICD_CTLR.DS == 0, FEAT_RME is implemented and an access is Realm, accesses to this register are **RAZ/WI**.

AArch32	AArch64	AArch32	AArch64	<u>Index by</u>	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.