Index by	
Encoding	

Sh

Pseu

<u>Base</u>	
Instructions	

SIMD&FP Instructions <u>SVE</u> Instructions SME Instructions

LDRSH (immediate)

Load Register Signed Halfword (immediate) loads a halfword from memory, sign-extends it to 32 bits or 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 3 classes: Post-index, Pre-index and Unsigned offset

Post-index

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 1 1 1 0 0 0 1 x 0 imm9 0 1 Rn Rt

size opc
```

```
32-bit (opc == 11)
```

```
LDRSH <Wt>, [<Xn SP>], #<simm>
```

64-bit (opc == 10)

```
LDRSH <Xt>, [<Xn | SP>], #<simm>
boolean wback = TRUE;
boolean postindex = TRUE;
bits(64) offset = SignExtend(imm9, 64);
```

Pre-index

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 1 1 0 0 0 1 x 0 imm9 1 1 Rn Rt

size opc
```

32-bit (opc == 11)

```
LDRSH <Wt>, [<Xn | SP>, #<simm>]!
```

64-bit (opc == 10)

```
LDRSH <Xt>, [<Xn | SP>, #<simm>]!
boolean wback = TRUE;
boolean postindex = FALSE;
bits(64) offset = SignExtend(imm9, 64);
```

Unsigned offset

31 30 29 28 27 26 2	<u>25 24 23 22</u>	21 20 19 18 17 16 15 14 13 12 11 10	9 8 7 6 5	4 3 2 1 0
0 1 1 1 1 0 0	0 1 1 x	imm12	Rn	Rt

For information about the constrained unpredictable behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDRSH* (immediate).

Assembler Symbols

<wt></wt>	Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<xt></xt>	Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm></simm>	Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.
<pimm></pimm>	Is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0 and encoded in the "imm12" field as <pirm>/2.</pirm>

Shared Decode

```
integer n = UInt(Rn);
integer t = UInt(Rt);
MemOp memop;
boolean signed;
integer regsize;

if opc<1> == '0' then
    // store or zero-extending load
    memop = if opc<0> == '1' then MemOp LOAD else MemOp STORE;
    regsize = 32;
    signed = FALSE;
else
    // sign-extending load
    memop = MemOp LOAD;
    regsize = if opc<0> == '1' then 32 else 64;
    signed = TRUE;
```

```
boolean tagchecked = memop != MemOp PREFETCH && (wback | n != 31);
boolean wb_unknown = FALSE;
boolean rt_unknown = FALSE;
Constraint c;
if memop == MemOp_LOAD && wback && n == t && n != 31 then
    c = ConstrainUnpredictable (Unpredictable_WBOVERLAPLD);
    assert c IN {Constraint_WBSUPPRESS, Constraint_UNKNOWN, Constraint_
    case c of
        when <a href="Constraint_WBSUPPRESS">Constraint_WBSUPPRESS</a> wback = FALSE; // writeback is su
        when <a href="mailto:constraint_UNKNOWN">Constraint_UNKNOWN</a> wb_unknown = TRUE; // writeback is
        when <a href="mailto:Constraint_UNDEF">Constraint_UNDEF</a>
                                    UNDEFINED;
        when Constraint_NOP
                                    EndOfInstruction();
if memop == MemOp\_STORE && wback && n == t && n != 31 then
    c = ConstrainUnpredictable(Unpredictable_WBOVERLAPST);
    assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF,
    case c of
        when Constraint_NONE rt_unknown = FALSE;
                                                         // value stored
                                                        // value stored i
        when Constraint_UNKNOWN rt_unknown = TRUE;
        when Constraint_UNDEF UNDEFINED;
```

Operation

```
bits(64) address;
bits(16) data;
boolean privileged = PSTATE.EL != ELO;
AccessDescriptor accdesc = CreateAccDescGPR (memop, FALSE, privileged, t
if n == 31 then
    if memop != MemOp_PREFETCH then CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
if !postindex then
    address = address + offset;
case memop of
    when MemOp STORE
        if rt_unknown then
            data = bits(16) UNKNOWN;
        else
            data = X[t, 16];
        Mem[address, 2, accdesc] = data;
    when MemOp LOAD
        data = Mem[address, 2, accdesc];
        if signed then
            X[t, regsize] = SignExtend(data, regsize);
            X[t, regsize] = ZeroExtend(data, regsize);
    when MemOp_PREFETCH
```

```
Prefetch(address, t<4:0>);

if wback then
   if wb_unknown then
      address = bits(64) UNKNOWN;

elsif postindex then
      address = address + offset;

if n == 31 then
      SP[] = address;

else
      X[n, 64] = address;
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
Instructions	Instructions	Instructions	Instructions	Encoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu