TPIDR_EL1, EL1 Software Thread ID Register

The TPIDR EL1 characteristics are:

Purpose

Provides a location where software executing at EL1 can store thread identifying information, for OS management purposes.

The PE makes no use of this register.

Configuration

AArch64 System register TPIDR_EL1 bits [31:0] are architecturally mapped to AArch32 System register TPIDRPRW[31:0].

Attributes

TPIDR EL1 is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

Thread ID
Thread ID

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bits [63:0]

Thread ID. Thread identifying information stored by software running at this Exception level.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing TPIDR EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, TPIDR EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b100

MSR TPIDR_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b100

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94
Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential