AArch64 Instructions Index by Encoding

External Registers

CounterID<n>, Counter ID registers, n = 0 - 11

The CounterID<n> characteristics are:

Purpose

implementation defined identification registers 0 to 11 for the memory-mapped Generic Timer.

Configuration

It is implementation defined whether CounterID<n> is implemented in the Core power domain or in the Debug power domain.

For more information, see 'Power and reset domains for the system level implementation of the Generic Timer'.

These registers are implemented independently in each of the implemented Generic Timer memory-mapped frames.

If the implementation of the Counter ID registers requires an architecture version, the value for this version of the Arm Generic Timer is version 0.

The Counter ID registers can be implemented as a set of CoreSight ID registers, comprising Peripheral ID Registers and Component ID Registers. An implementation of these registers for the Generic Timer must use a Component class value of $0 \times F$.

Attributes

CounterID<n> is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

IMPLEMENTATION DEFINED

IMPLEMENTATION DEFINED, bits [31:0]

implementation defined.

Accessing CounterID<n>

These registers must be implemented, as RO registers, in every implemented Generic Timer memory-mapped frame.

For the CNTCTLBase frame, in a system that recognizes two Security states these registers are accessible by both Secure and Non-secure accesses.

For the CNTControlBase frame, in a system that supports Secure and Non-secure memory maps the frame is implemented only in the Secure memory map, meaning these registers are implemented only in the Secure memory map.

For the CNTBaseN frames, 'CNTCTLBase status and control fields for the CNTBaseN and CNTEL0BaseN frames' describes the status fields that identify whether a frame is implemented, and for an implemented frame:

- Whether the CNTBaseN frame has virtual timer capability.
- Whether the corresponding CNTEL0BaseN frame is implemented.
- For an implementation that recognizes two Security states, whether the CNTBaseN frame, and any corresponding CNTEL0BaseN frame, is accessible by Non-secure accesses.

CounterID<n> can be accessed through the memory-mapped interfaces:

Component	Frame	Offset Instance	
Timer	CNTControlBase	0xFD0	CounterID <n></n>
		+ (4 *	
		n)	

Accesses on this interface are **RO**.

Component	Frame Offset		Instance	
Timer	CNTReadBas	e0xFD0 + (4	CounterID <n< td=""><td>></td></n<>	>
		* n)		

Accesses on this interface are **RO**.

Component	Frame	Offset	Instance
Timer	CNTBaseN		CounterID <n></n>
		+ (4 * n)	

Accesses on this interface are **RO**.

Component	Frame	Offset	Instance
-----------	-------	--------	----------

Timer	CNTEL0Base	N DxFD0	+ (4	CounterID <r< th=""><th>></th></r<>	>
		* n)		

Accesses on this interface are RO.

Component	Frame	Offset	Instance	
Timer	CNTCTLBase	0xFD0 + (4	CounterID<	>
		* n)		

Accesses on this interface are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	External
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.