## TRCEVENTCTL1R, Event Control 1 Register

The TRCEVENTCTL1R characteristics are:

## **Purpose**

Controls the behavior of the ETEEvents that TRCEVENTCTLOR selects.

## **Configuration**

External register TRCEVENTCTL1R bits [31:0] are architecturally mapped to AArch64 System register TRCEVENTCTL1R[31:0].

This register is present only when FEAT\_ETE is implemented and FEAT\_TRC\_EXT is implemented. Otherwise, direct accesses to TRCEVENTCTL1R are res0.

### **Attributes**

TRCEVENTCTL1R is a 32-bit register.

### Field descriptions

313029282726252423222120191817161514	13	12	11	10987654	3	2	1
RES0	OE	LPOVERRIDE	<b>ATE</b>	RES0	INSTEN[3]	INSTEN[2]	NSTEN[1]IN

### Bits [31:14]

Reserved, res0.

### OE, bit [13] When TRCIDR5.OE == 1:

ETE Trace Output Enable control.

OE	Meaning
0b0	Trace output to any
	implementation defined trace
	output interface is disabled.
0b1	Trace output to any
	implementation defined trace
	output interface is enabled.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

## LPOVERRIDE, bit [12] When TRCIDR5.LPOVERRIDE == 1:

Low-power Override Mode select.

LPOVERRIDE	Meaning
0b0	Trace unit Low-power
	Override Mode is not
	enabled. That is, the
	trace unit is permitted
	to enter low-power
	state.
0b1	Trace unit Low-power
	Override Mode is
	enabled. That is, entry
	to a low-power state
	does not affect the trace
	unit resources or trace
	generation.

#### Otherwise:

Reserved, res0.

# ATB, bit [11] When TRCIDR5.ATBTRIG == 1:

AMBA Trace Bus (ATB) trigger enable.

If a CoreSight ATB interface is implemented then when ETEEvent 0 occurs the trace unit sets:

- ATID ==  $0 \times 7D$ .
- ATDATA to the value of TRCTRACEIDR.

If the width of ATDATA is greater than the width of <a href="TRCTRACEID">TRCTRACEID</a>. TRACEID then the trace unit zeros the upper ATDATA bits.

If ETEEvent 0 is programmed to occur based on program execution, such as an Address Comparator, the ATB trigger might not be inserted into the ATB stream at the same time as any trace generated by that program execution is output by the trace unit. Typically, the generated trace might be buffered in a trace unit which means that the ATB trigger would be output before the associated trace is output.

If ETEEvent 0 is asserted multiple times in close succession, the trace unit is required to generate an ATB trigger for the first assertion, but might ignore one or more of the subsequent assertions. Arm recommends that the window in which ETEEvent 0 is ignored is limited only by the time taken to output an ATB trigger.

ATB	Meaning
0b0	ATB trigger is disabled.
0b1	ATB trigger is enabled.

### Otherwise:

Reserved, res0.

### Bits [10:4]

Reserved, res0.

### INSTEN[< m>], bit [m], for m = 3 to 0

Event element control.

INSTEN[ <m>]</m>	Meaning
0b0	The trace unit does not
	generate an Event
	element $< m >$ .
0b1	The trace unit
	generates an Event
	element <m>.</m>

This bit is res0 if m >= the number indicated by TRCIDRO.NUMEVENT.

## **Accessing TRCEVENTCTL1R**

Must be programmed.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

### TRCEVENTCTL1R can be accessed through the external debug interface:

Component	Offset	Instance
ETE	0x024	TRCEVENTCTL1R

This interface is accessible as follows:

- When OSLockStatus(), or !AllowExternalTraceAccess() or ! IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.