# VNCR\_EL2, Virtual Nested Control Register

The VNCR EL2 characteristics are:

### **Purpose**

When FEAT\_NV2 is implemented, holds the base address that is used to define the memory location that is accessed by transformed reads and writes of System registers.

## **Configuration**

This register is present only when FEAT\_NV2 is implemented. Otherwise, direct accesses to VNCR EL2 are undefined.

This register has no effect if EL2 is not enabled in the current Security state.

#### **Attributes**

VNCR\_EL2 is a 64-bit register.

## **Field descriptions**

63 62 61 60 59 58 57	56 55 54 53 52 51 50 49 48 47 46 45 44	4 43 42 41 40 39 38 37 36 35 34 33 32			
RESS	RESS BADDR				
BADDR		RES0			
31 30 29 28 27 26 25	24 23 22 21 20 19 18 17 16 15 14 13 12	211109876543210			

#### **RESS, bits [63:57]**

Reserved, Sign extended. If the bits marked as RESS do not all have the same value, then there is a constrained unpredictable choice between:

- Generating an EL2 translation regime Translation abort on use of the VNCR EL2 register. If FEAT D128 is implemented:
- If the virtual address space for EL2 supports 56 bits, bits[63:57] of VNCR\_EL2 are treated as the same value as bit[56] for all purposes other than reading back the register.
- If the virtual address space for EL2 supports 56 bits, bits[63:57] of VNCR EL2 are treated as the same value as bit[56].
- If the virtual address space for EL2 supports 52 bits, bits[63:53] of VNCR\_EL2 are treated as the same value as bit[52] for all purposes other than reading back the register.

- If the virtual address space for EL2 supports 52 bits, bits[63:53] of VNCR EL2 are treated as the same value as bit[52].
- Bits[63:49] of VNCR\_EL2 are treated as the same value as bit[48] for all purposes other than reading back the register.
- Bits[63:49] of VNCR\_EL2 are treated as the same value as bit[48] for all purposes.

Where the EL2 translation regime has upper and lower address ranges, bit[56] is used to select between those address ranges to determine the number of bits supported by the address space.

#### **BADDR**, bits [56:12]

Base Address. If the virtual address space for EL2 does not support more than 48 bits, then bits [56:49] are RESS. If the virtual address space for EL2 does not support more than 52 bits, then bits [56:53] are RESS

When a register read/write is transformed to be a Load or Store, the address of the load/store is to SignOffset(VNCR EL2.BADDR:Offset<11:0>, 64).

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Bits [11:0]

Reserved, res0.

## Accessing VNCR\_EL2

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, VNCR\_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0010	0b0010	0b000

```
if PSTATE.EL == EL0 then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
       X[t, 64] = NVMem[0x0B0];
elsif EL2Enabled() && HCR_EL2.NV == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
else
```

```
UNDEFINED;
elsif PSTATE.EL == EL2 then
   X[t, 64] = VNCR_EL2;
elsif PSTATE.EL == EL3 then
   X[t, 64] = VNCR_EL2;
```

# MSR VNCR EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0010	0b0010	0b000

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        NVMem[0x0B0] = X[t, 64];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    VNCR_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    VNCR_EL2 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.