## **USMLALL** (multiple vectors)

Multi-vector unsigned by signed integer multiply-add long-long

This unsigned by signed integer multiply-add long-long instruction multiplies each unsigned 8-bit element in the two or four first source vectors with each signed 8-bit element in the two or four second source vectors, widens each product to 32-bits and destructively adds these values to the corresponding 32-bit elements of the ZA quad-vector groups. The lowest of the four consecutive vector numbers forming the quad-vector group within each half of or each quarter of the ZA array are selected by the sum of the vector select register and immediate offset, modulo half or quarter the number of ZA array vectors.

The vector group symbol, VGx2 or VGx4, indicates that the ZA operand consists of two or four ZA quad-vector groups respectively. The vector group symbol is preferred for disassembly, but optional in assembler source code. This instruction is unpredicated.

It has encodings from 2 classes: Two ZA quad-vectors and Four ZA quadvectors

## Two ZA quad-vectors (FEAT\_SME2)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
|1 1 0 0 0 0 0 1 1|0|1|
                               Zm
                                     | 0 0 | Rv | 0 0 0
                                                           Zn
                                                                  0 0 0 0 1 0 0 1
                                                                    U S
                      SZ
```

```
USMLALL ZA.S[<Wv>, <offs1>:<offs4>{, VGx2}], { <Zn1>.B-<Zn2>.B }, { <
if ! Have SME 2 () then UNDEFINED;
constant integer esize = 32;
integer v = \underline{UInt}('010':Rv);
integer n = <u>UInt(Zn:'0');</u>
integer m = UInt(Zm:'0');
```

## Four ZA quad-vectors (FEAT\_SME2)

integer offset = <u>UInt</u>(o1:'00'); constant integer nreg = 2;

integer n = UInt(Zn:'00');

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 1 0 0 0 0 0 1 1 0 1 Zm | 0 1 0 | Rv | 0 0 0 |
                                                      Zn
                                                             0 0 0 0 0 1 0 0 1
                                                                  U S
                     SZ
```

```
USMLALL ZA.S[<Wv>, <offs1>:<offs4>{, VGx4}], { <Zn1>.B-<Zn4>.B }, { <
if ! <a href="HaveSME2">HaveSME2</a> () then UNDEFINED;
constant integer esize = 32;
integer v = UInt('010':Rv);
```

```
integer m = <u>UInt</u>(Zm:'00');
integer offset = <u>UInt</u>(o1:'00');
constant integer nreg = 4;
```

## **Assembler Symbols**

<wv></wv>	Is the 32-bit name of the vector select register W8-W11, encoded in the "Rv" field.
<offs1></offs1>	Is the vector select offset, pointing to first of four consecutive vectors, encoded as "o1" field times 4.
<offs4></offs4>	Is the vector select offset, pointing to last of four consecutive vectors, encoded as "o1" field times 4 plus 3.
<zn1></zn1>	For the two ZA quad-vectors variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zn" times 2.
	For the four ZA quad-vectors variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zn" times 4.
<zn4></zn4>	Is the name of the fourth scalable vector register of a multivector sequence, encoded as "Zn" times 4 plus 3.
<zn2></zn2>	Is the name of the second scalable vector register of a multi-vector sequence, encoded as "Zn" times 2 plus 1.
<zm1></zm1>	For the two ZA quad-vectors variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zm" times 2.
	For the four ZA quad-vectors variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zm" times 4.
<zm4></zm4>	Is the name of the fourth scalable vector register of a multivector sequence, encoded as "Zm" times 4 plus 3.
<zm2></zm2>	Is the name of the second scalable vector register of a multi-vector sequence, encoded as "Zm" times 2 plus 1.

# **Operation**

```
CheckStreamingSVEAndZAEnabled();
constant integer VL = CurrentVL;
constant integer elements = VL DIV esize;
integer vectors = VL DIV 8;
integer vstride = vectors DIV nreg;
bits(32) vbase = X[v, 32];
integer vec = (UInt(vbase) + offset) MOD vstride;
bits(VL) result;
vec = vec - (vec MOD 4);

for r = 0 to nreg-1
   bits(VL) operand1 = Z[n+r, VL];
```

```
bits(VL) operand2 = Z[m+r, VL];
for i = 0 to 3
    bits(VL) operand3 = ZAvector[vec + i, VL];
    for e = 0 to elements-1
        integer element1 = UInt(Elem[operand1, 4 * e + i, esize DIV integer element2 = SInt(Elem[operand2, 4 * e + i, esize DIV bits(esize) product = (element1 * element2) < esize-1:0 >;
        Elem[result, e, esize] = Elem[operand3, e, esize] + product ZAvector[vec + i, VL] = result;
vec = vec + vstride;
```

#### **Operational information**

#### If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Sh

**Pseu** 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.