

## TRCLAR, Lock Access Register

The TRCLAR characteristics are:

### Purpose

Used to lock and unlock the Software Lock.

Note that ETE does not implement the Software Lock.

For additional information, see the CoreSight Architecture Specification.

### Configuration

This register is present only when FEAT\_ETE is implemented, FEAT\_TRC\_EXT is implemented and the Software Lock is implemented. Otherwise, direct accesses to TRCLAR are res0.

### Attributes

TRCLAR is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
																KEY															

#### KEY, bits [31:0]

##### When Software Lock is implemented:

Software Lock Key.

A value of 0xC5ACCE55 unlocks the Software Lock.

Any other value locks the Software Lock.

##### Otherwise:

Reserved, res0.

### Accessing TRCLAR

External debugger accesses to this register are unaffected by the OS Lock.

**TRCLAR can be accessed through the external debug interface:**

Component	Offset	Instance
ETE	0xFB0	TRCLAR

This interface is accessible as follows:

- When !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **WO**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.