# TRCOSLSR, Trace OS Lock Status Register

The TRCOSLSR characteristics are:

### **Purpose**

Returns the status of the Trace OS Lock.

# **Configuration**

AArch64 System register TRCOSLSR bits [31:0] are architecturally mapped to External register TRCOSLSR[31:0].

This register is present only when FEAT\_ETE is implemented and FEAT\_TRC\_SR is implemented. Otherwise, direct accesses to TRCOSLSR are undefined.

### **Attributes**

TRCOSLSR is a 64-bit register.

## Field descriptions

636261605958575655545352515049484746454443424140393837	363	5 34	33	32			
RES0							
RES0	OSL	.MR[2510	OSLK	OSLM[0]			
31302928272625242322212019181716151413121110 9 8 7 6 5	4 3	3 2	1	0			

#### Bits [63:5]

Reserved, res0.

#### OSLM, bits [4:3, 0]

OS Lock model.

OSLM	Meaning
0b000	Trace OS Lock is not
	implemented.
0b010	Trace OS Lock is implemented.
0b100	Trace OS Lock is not
	implemented, and the trace unit
	is controlled by the PE OS Lock.

All other values are reserved.

This field reads as 0b100.

The OSLM field is split as follows:

- OSLM[2:1] is TRCOSLSR[4:3].
- OSLM[0] is TRCOSLSR[0].

#### Bit [2]

Reserved, res0.

### OSLK, bit [1]

OS Lock status.

OSLK	Meaning	
0b0	The OS Lock is unlocked.	
0b1	The OS Lock is locked.	

Note that this field indicates the state of the PE OS Lock.

## **Accessing TRCOSLSR**

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, TRCOSLSR

	op0	op1	CRn	CRm	op2	
0	)b10	0b001	0b0001	0b0001	0b100	

```
if PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR EL3.FGTEn == '1') && HDFGRTR EL2.TRCOSLSR == '1'
then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
```

```
UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCOSLSR;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCOSLSR;
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCOSLSR;
```

AArch32 AArch64 AArch32 AArch64 Index by External Registers Instructions Instructions Encoding Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.