

## GICV\_APR<n>, Virtual Machine Active Priorities Registers, n = 0 - 3

The GICV\_APR<n> characteristics are:

### Purpose

Provides information about interrupt active priorities.

These registers correspond to the physical CPU interface registers [GICC\\_APR<n>](#).

### Configuration

This register is present only when FEAT\_GICv3\_LEGACY is implemented and EL2 is implemented. Otherwise, direct accesses to GICV\_APR<n> are res0.

When System register access is disabled for EL2, these registers access [GICH\\_APR<n>](#), and all active priorities for virtual machines are held in [GICH\\_APR<n>](#) regardless of interrupt group.

When System register access is enabled for EL2, these registers access [ICH\\_AP1R<n>\\_EL2](#), and all active priorities for virtual machines are held in [ICH\\_AP1R<n>\\_EL2](#) regardless of interrupt group.

### Attributes

GICV\_APR<n> is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4
<a href="#">P31</a>	<a href="#">P30</a>	<a href="#">P29</a>	<a href="#">P28</a>	<a href="#">P27</a>	<a href="#">P26</a>	<a href="#">P25</a>	<a href="#">P24</a>	<a href="#">P23</a>	<a href="#">P22</a>	<a href="#">P21</a>	<a href="#">P20</a>	<a href="#">P19</a>	<a href="#">P18</a>	<a href="#">P17</a>	<a href="#">P16</a>	<a href="#">P15</a>	<a href="#">P14</a>	<a href="#">P13</a>	<a href="#">P12</a>	<a href="#">P11</a>	<a href="#">P10</a>	<a href="#">P9</a>	<a href="#">P8</a>	<a href="#">P7</a>	<a href="#">P6</a>	<a href="#">P5</a>	<a href="#">P4</a>

**P<x>, bit [x], for x = 31 to 0**

Provides information about active priorities for the virtual machine.

See [GICH\\_APR<n>](#) and [ICH\\_AP1R<n>\\_EL2](#) for the correspondence between priorities and bits.

### Accessing GICV\_APR<n>

If System register access is not enabled for EL2, these registers access [GICH\\_APR<n>](#). If System register access is enabled for EL2, these

registers access [ICH\\_AP1R<n>\\_EL2](#). All active priority mapped guests are held in the accessed registers, regardless of interrupt group.

**GICV\_APR<n> can be accessed through the memory-mapped interfaces:**

Component	Offset	Instance
GIC Virtual CPU interface	$0 \times 00D0 + (4 * n)$	GICV_APR<n>

This interface is accessible as follows:

- When GICD\_CTLR.DS == 0, accesses to this register are **RW**.
- When an access is Secure, accesses to this register are **RW**.
- When an access is Non-secure, accesses to this register are **RW**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.