

## GICC\_CTLR, CPU Interface Control Register

The GICC\_CTLR characteristics are:

### Purpose

Controls the CPU interface, including enabling of interrupt groups, interrupt signal bypass, binary point registers used, and separation of priority drop and interrupt deactivation.

### Note

If the GIC implementation supports two Security states, independent EOI controls are provided for accesses from each Security state. Secure accesses handle both Group 0 and Group 1 interrupts, and Non-secure accesses handle Group 1 interrupts only.

### Configuration

This register is present only when FEAT\_GICv3\_LEGACY is implemented. Otherwise, direct accesses to GICC\_CTLR are res0.

In a GIC implementation that supports two Security states:

- This register is Banked.
- The register bit assignments are different in the Secure and Non-secure copies.

### Attributes

GICC\_CTLR is a 32-bit register.

### Field descriptions

#### When GICD\_CTLR.DS==0, Non-secure access:

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0										EOImodeNS		RES0		RQBypDisGrp1		FIQBypDisGrp1		RES0		RES0		RES0		RES0		RES0		RES0		RES0	

#### Bits [31:10]

Reserved, res0.

## EOImodeNS, bit [9]

Controls the behavior of Non-secure accesses to [GICC\\_EOIR](#), [GICC\\_AEOIR](#), and [GICC\\_DIR](#).

EOImodeNS	Meaning
0b0	<a href="#">GICC_EOIR</a> and <a href="#">GICC_AEOIR</a> provide both priority drop and interrupt deactivation functionality. Accesses to <a href="#">GICC_DIR</a> are unpredictable.
0b1	<a href="#">GICC_EOIR</a> and <a href="#">GICC_AEOIR</a> provide priority drop functionality only. <a href="#">GICC_DIR</a> provides interrupt deactivation functionality.

### Note

An implementation is permitted to make this bit RAO/WI.

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

## Bits [8:7]

Reserved, res0.

## IRQBypDisGrp1, bit [6]

When the signaling of IRQs by the CPU interface is disabled, this field partly controls whether the bypass IRQ signal is signaled to the PE for Group 1:

IRQBypDisGrp1	Meaning
0b0	The bypass IRQ signal is signaled to the PE.
0b1	The bypass IRQ signal is not signaled to the PE.

If System register access is enabled for EL3 and [ICC\\_SRE\\_EL3.DIB](#) == 1, this field is RAO/WI.

If System register access is enabled for EL1, this field is ignored.

If an implementation does not support legacy interrupts, this bit is permitted to be RAO/WI.

For more information, see 'Interrupt bypass support' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

### **FIQBypDisGrp1, bit [5]**

When the signaling of FIQs by the CPU interface is disabled, this field partly controls whether the bypass FIQ signal is signaled to the PE for Group 1:

<b>FIQBypDisGrp1</b>	<b>Meaning</b>
0b0	The bypass FIQ signal is signaled to the PE.
0b1	The bypass FIQ signal is not signaled to the PE.

If System register access is enabled for EL3 and [ICC\\_SRE\\_EL3.DFB == 1](#), this field is RAO/WI.

If System register access is enabled for EL1, this field is ignored.

If an implementation does not support legacy interrupts, this bit is permitted to be RAO/WI.

For more information, see 'Interrupt bypass support' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

### **Bits [4:1]**

Reserved, res0.

### **EnableGrp1, bit [0]**

This Non-secure field enables the signaling of Group 1 interrupts by the CPU interface to a target PE:

<b>EnableGrp1</b>	<b>Meaning</b>
0b0	Group 1 interrupt signaling is disabled.

0b1                      Group 1 interrupt  
   signaling is enabled.

---

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

### When GICD\_CTLR.DS==0, Secure access:

313029282726252423222120191817161514131211	10	9	8	7
RES0	EOImodeNS	EOImodeS	IRQBypDisGrp1	FIQBypDisGrp1

#### Bits [31:11]

Reserved, res0.

#### EOImodeNS, bit [10]

Controls the behavior of Non-secure accesses to [GICC\\_EOIR](#), [GICC\\_AEOIR](#), and [GICC\\_DIR](#).

EOImodeNS	Meaning
0b0	<a href="#">GICC_EOIR</a> and <a href="#">GICC_AEOIR</a> provide both priority drop and interrupt deactivation functionality. Accesses to <a href="#">GICC_DIR</a> are unpredictable.
0b1	<a href="#">GICC_EOIR</a> and <a href="#">GICC_AEOIR</a> provide priority drop functionality only. <a href="#">GICC_DIR</a> provides interrupt deactivation functionality.

#### Note

An implementation is permitted to make this bit RAO/WI.

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

#### EOImodeS, bit [9]

Controls the behavior of Secure accesses to [GICC\\_EOIR](#), [GICC\\_AEOIR](#), and [GICC\\_DIR](#).

EOImodeS	Meaning
----------	---------

0b0	<a href="#">GICC_EOIR</a> and <a href="#">GICC_AEOIR</a> provide both priority drop and interrupt deactivation functionality. Accesses to <a href="#">GICC_DIR</a> are unpredictable.
0b1	<a href="#">GICC_EOIR</a> and <a href="#">GICC_AEOIR</a> provide priority drop functionality only. <a href="#">GICC_DIR</a> provides interrupt deactivation functionality.

### Note

An implementation is permitted to make this bit RAO/WI.

This field shares state with [GICC\\_CTLR](#).EOImode.

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

### IRQBypDisGrp1, bit [8]

When the signaling of IRQs by the CPU interface is disabled, this field partly controls whether the bypass IRQ signal is signaled to the PE for Group 1:

IRQBypDisGrp1	Meaning
0b0	The bypass IRQ signal is signaled to the PE.
0b1	The bypass IRQ signal is not signaled to the PE.

If System register access is enabled for EL3 and [ICC\\_SRE\\_EL3](#).DIB == 1, this field is RAO/WI.

If System register access is enabled for EL1, this field is ignored.

If an implementation does not support legacy interrupts, this bit is permitted to be RAO/WI.

For more information, see 'Interrupt bypass support' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

### **FIQBypDisGrp1, bit [7]**

When the signaling of FIQs by the CPU interface is disabled, this field partly controls whether the bypass FIQ signal is signaled to the PE for Group 1:

<b>FIQBypDisGrp1</b>	<b>Meaning</b>
0b0	The bypass FIQ signal is signaled to the PE.
0b1	The bypass FIQ signal is not signaled to the PE.

If System register access is enabled for EL3 and [ICC\\_SRE\\_EL3.DFB](#) == 1, this field is RAO/WI.

If System register access is enabled for EL1, this field is ignored.

If an implementation does not support legacy interrupts, this bit is permitted to be RAO/WI.

For more information, see 'Interrupt bypass support' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

### **IRQBypDisGrp0, bit [6]**

When the signaling of IRQs by the CPU interface is disabled, this field partly controls whether the bypass IRQ signal is signaled to the PE for Group 0:

<b>IRQBypDisGrp0</b>	<b>Meaning</b>
0b0	The bypass IRQ signal is signaled to the PE.
0b1	The bypass IRQ signal is not signaled to the PE.

If System register access is enabled for EL3 and [ICC\\_SRE\\_EL3.DIB](#) == 1, this field is RAO/WI.

If System register access is enabled for EL1, this field is ignored.

If an implementation does not support legacy interrupts, this bit is permitted to be RAO/WI.

For more information, see 'Interrupt bypass support' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

#### **FIQByDisGrp0, bit [5]**

When the signaling of FIQs by the CPU interface is disabled, this field partly controls whether the bypass FIQ signal is signaled to the PE for Group 0:

<b>FIQByDisGrp0</b>	<b>Meaning</b>
0b0	The bypass FIQ signal is signaled to the PE.
0b1	The bypass FIQ signal is not signaled to the PE.

If System register access is enabled for EL3 and [ICC\\_SRE\\_EL3.DIB](#) == 1, this field is RAO/WI.

If System register access is enabled for EL1, this field is ignored.

If an implementation does not support legacy interrupts, this bit is permitted to be RAO/WI.

For more information, see 'Interrupt bypass support' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

#### **CBPR, bit [4]**

Controls whether [GICC\\_BPR](#) provides common control of preemption to Group 0 and Group 1 interrupts:

<b>CBPR</b>	<b>Meaning</b>
0b0	<a href="#">GICC_BPR</a> determines preemption for Group 0 interrupts only. <a href="#">GICC_ABPR</a> determines preemption for Group 1 interrupts.

0b1 [GICC\\_BPR](#) determines  
preemption for both Group 0  
and Group 1 interrupts.

---

This field is an alias of [ICC\\_CTLR\\_EL3.CBPR\\_EL1NS](#).

In a GIC that supports two Security states, when CBPR == 1:

- A Non-secure read of [GICC\\_BPR](#) returns the value of Secure [GICC\\_BPR](#).Binary\_Point, incremented by 1, and saturated to 0b111.
- Non-secure writes of [GICC\\_BPR](#) are ignored.

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

### **FIQEn, bit [3]**

Controls whether the CPU interface signals Group 0 interrupts to a target PE using the FIQ or IRQ signal:

<b>FIQEn</b>	<b>Meaning</b>
0b0	Group 0 interrupts are signaled using the IRQ signal.
0b1	Group 0 interrupts are signaled using the FIQ signal.

Group 1 interrupts are signaled using the IRQ signal only.

If an implementation supports two Security states, this bit is permitted to be RAO/WI.

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

### **Bit [2]**

Reserved, res0.

### **EnableGrp1, bit [1]**

This Non-secure field enables the signaling of Group 1 interrupts by the CPU interface to a target PE:

<b>EnableGrp1</b>	<b>Meaning</b>
0b0	Group 1 interrupt signaling is disabled.
0b1	Group 1 interrupt signaling is enabled.



The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

### EnableGrp0, bit [0]

Enables the signaling of Group 0 interrupts by the CPU interface to a target PE:

EnableGrp0	Meaning
0b0	Group 0 interrupt signaling is disabled.
0b1	Group 0 interrupt signaling is enabled.

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

### When GICD\_CTLR.DS == 1:

31302928272625242322212019181716151413121110	9	8	7	6
RES0	EOImode	IRQBypDisGrp1	FIQBypDisGrp1	IRQBypDisGrp1

### Bits [31:10]

Reserved, res0.

### EOImode, bit [9]

Controls the behavior of accesses to [GICC\\_EOIR](#), [GICC\\_AEOIR](#), and [GICC\\_DIR](#).

EOImode	Meaning
0b0	<a href="#">GICC_EOIR</a> and <a href="#">GICC_AEOIR</a> provide both priority drop and interrupt deactivation functionality. Accesses to <a href="#">GICC_DIR</a> are unpredictable.
0b1	<a href="#">GICC_EOIR</a> and <a href="#">GICC_AEOIR</a> provide priority drop functionality only. <a href="#">GICC_DIR</a> provides interrupt deactivation functionality.

## Note

An implementation is permitted to make this bit RAO/WI.

This field shares state with [GICC\\_CTLR.EOImodeS](#).

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

## IRQBypDisGrp1, bit [8]

When the signaling of IRQs by the CPU interface is disabled, this field partly controls whether the bypass IRQ signal is signaled to the PE for Group 1:

IRQBypDisGrp1	Meaning
0b0	The bypass IRQ signal is signaled to the PE.
0b1	The bypass IRQ signal is not signaled to the PE.

If System register access is enabled for EL3 and [ICC\\_SRE\\_EL3.DIB](#) == 1, this field is RAO/WI.

If System register access is enabled for EL1, this field is ignored.

If an implementation does not support legacy interrupts, this bit is permitted to be RAO/WI.

For more information, see 'Interrupt bypass support' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

## FIQBypDisGrp1, bit [7]

When the signaling of FIQs by the CPU interface is disabled, this field partly controls whether the bypass FIQ signal is signaled to the PE for Group 1:

FIQBypDisGrp1	Meaning
0b0	The bypass FIQ signal is signaled to the PE.

0b1	The bypass FIQ signal is not signaled to the PE.
-----	--

If System register access is enabled for EL3 and [ICC\\_SRE\\_EL3.DFB](#) == 1, this field is RAO/WI.

If System register access is enabled for EL1, this field is ignored.

If an implementation does not support legacy interrupts, this bit is permitted to be RAO/WI.

For more information, see 'Interrupt bypass support' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

### IRQBypDisGrp0, bit [6]

When the signaling of IRQs by the CPU interface is disabled, this field partly controls whether the bypass IRQ signal is signaled to the PE for Group 0:

IRQBypDisGrp0	Meaning
0b0	The bypass IRQ signal is signaled to the PE.
0b1	The bypass IRQ signal is not signaled to the PE.

If System register access is enabled for EL3 and [ICC\\_SRE\\_EL3.DIB](#) == 1, this field is RAO/WI.

If System register access is enabled for EL1, this field is ignored.

If an implementation does not support legacy interrupts, this bit is permitted to be RAO/WI.

For more information, see 'Interrupt bypass support' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

## FIQBypDisGrp0, bit [5]

When the signaling of FIQs by the CPU interface is disabled, this field partly controls whether the bypass FIQ signal is signaled to the PE for Group 0:

FIQBypDisGrp0	Meaning
0b0	The bypass FIQ signal is signaled to the PE.
0b1	The bypass FIQ signal is not signaled to the PE.

If System register access is enabled for EL3 and [ICC\\_SRE\\_EL3](#).DIB == 1, this field is RAO/WI.

If System register access is enabled for EL1, this field is ignored.

If an implementation does not support legacy interrupts, this bit is permitted to be RAO/WI.

For more information, see 'Interrupt bypass support' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

## CBPR, bit [4]

Controls whether [GICC\\_BPR](#) provides common control of preemption to Group 0 and Group 1 interrupts:

CBPR	Meaning
0b0	<a href="#">GICC_BPR</a> determines preemption for Group 0 interrupts only. <a href="#">GICC_ABPR</a> determines preemption for Group 1 interrupts.
0b1	<a href="#">GICC_BPR</a> determines preemption for both Group 0 and Group 1 interrupts.

This field is an alias of [ICC\\_CTLR\\_EL3](#).CBPR\_EL1NS.

In a GIC that supports two Security states, when CBPR == 1:

- A Non-secure read of [GICC\\_BPR](#) returns the value of Secure [GICC\\_BPR](#).Binary\_Point, incremented by 1, and saturated to 0b111.

- Non-secure writes of [GICC\\_BPR](#) are ignored.

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

### **FIQEn, bit [3]**

Controls whether the CPU interface signals Group 0 interrupts to a target PE using the FIQ or IRQ signal:

<b>FIQEn</b>	<b>Meaning</b>
0b0	Group 0 interrupts are signaled using the IRQ signal.
0b1	Group 0 interrupts are signaled using the FIQ signal.

Group 1 interrupts are signaled using the IRQ signal only.

If an implementation supports two Security states, this bit is permitted to be RAO/WI.

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

### **Bit [2]**

Reserved, res0.

### **EnableGrp1, bit [1]**

This Non-secure field enables the signaling of Group 1 interrupts by the CPU interface to a target PE:

<b>EnableGrp1</b>	<b>Meaning</b>
0b0	Group 1 interrupt signaling is disabled.
0b1	Group 1 interrupt signaling is enabled.

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

### **EnableGrp0, bit [0]**

Enables the signaling of Group 0 interrupts by the CPU interface to a target PE:

<b>EnableGrp0</b>	<b>Meaning</b>
-------------------	----------------

0b0	Group 0 interrupt signaling is disabled.
0b1	Group 0 interrupt signaling is enabled.

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

## Accessing GICC\_CTLR

This register is used only when System register access is not enabled.  
When System register access is enabled:

- For AArch32 implementations, [ICC\\_CTLR](#) and [ICC\\_MCTLR](#) provide equivalent functionality.
- For AArch64 implementations, [ICC\\_CTLR\\_EL1](#) and [ICC\\_CTLR\\_EL3](#) provide equivalent functionality.

**GICC\_CTLR can be accessed through the memory-mapped interfaces:**

Component	Offset	Instance
GIC CPU interface	0x0000	GICC_CTLR

This interface is accessible as follows:

- When GICD\_CTLR.DS == 0, accesses to this register are **RW**.
- When an access is Secure, accesses to this register are **RW**.
- When an access is Non-secure, accesses to this register are **RW**.

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.