

## GICD\_TYPER, Interrupt Controller Type Register

The GICD\_TYPER characteristics are:

### Purpose

Provides information about what features the GIC implementation supports. It indicates:

- Whether the GIC implementation supports two Security states.
- The maximum number of INTIDs that the GIC implementation supports.
- The number of PEs that can be used as interrupt targets.

### Configuration

This register is available in all configurations of the GIC. When [GICD\\_CTLR.DS](#)==0, this register is Common.

### Attributes

GICD\_TYPER is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	
ESPI range				RSS		NoI		NA3V		IDbits			DVIS		LPIS		MBIS		num_LPis		SecurityExtn		NMI		ESPI		CPUNum		LinesN	

#### ESPI\_range, bits [31:27]

When [GICD\\_TYPER.ESPI](#) == 1:

Indicates the maximum INTID in the Extended SPI range.

Maximum Extended SPI INTID is  $(32 * (\text{ESPI\_range} + 1) + 4095)$ .

The [ESPI\\_range](#) field only indicates the maximum number of SPIs that the GIC implementation might support. This value determines the number of instances of the following interrupt registers:

- [GICD\\_IGROUPR<n>E](#).
- [GICD\\_ISENBALER<n>E](#).
- [GICD\\_ICENABLER<n>E](#).
- [GICD\\_ISPENDR<n>E](#).
- [GICD\\_ICPENDR<n>E](#).
- [GICD\\_ISACTIVER<n>E](#).

- [GICD\\_ICACTIVER<n>E.](#)
- [GICD\\_IPRIORITYR<n>E.](#)
- [GICD\\_ICFGR<n>E.](#)
- [GICD\\_IROUTER<n>E.](#)
- [GICD\\_IGRPMODR<n>E.](#)

The GIC architecture does not require a GIC implementation to support a continuous range of SPI interrupt IDs. Software must check which SPI INTIDs are supported, up to the maximum value indicated by GICD\_TYPER.ESPI\_range.

#### Otherwise:

Reserved, res0.

#### RSS, bit [26]

Range Selector Support.

RSS	Meaning
0b0	The IRI supports targeted SGIs with affinity level 0 values of 0 - 15.
0b1	The IRI supports targeted SGIs with affinity level 0 values of 0 - 255.

#### No1N, bit [25]

Indicates whether 1 of N SPI interrupts are supported.

No1N	Meaning
0b0	1 of N SPI interrupts are supported.
0b1	1 of N SPI interrupts are not supported.

#### A3V, bit [24]

Affinity 3 valid. Indicates whether the Distributor supports nonzero values of Affinity level 3.

A3V	Meaning
0b0	The Distributor only supports zero values of Affinity level 3.
0b1	The Distributor supports nonzero values of Affinity level 3.

## **IDbits, bits [23:19]**

The number of interrupt identifier bits supported, minus one.

## **DVIS, bit [18]**

**When FEAT\_GICv4 is implemented:**

Indicates whether the implementation supports Direct Virtual LPI injection.

<b>DVIS</b>	<b>Meaning</b>
0b0	The implementation does not support Direct Virtual LPI injection.
0b1	The implementation supports Direct Virtual LPI injection.

**Otherwise:**

Reserved, res0.

## **LPIS, bit [17]**

Indicates whether the implementation supports LPIs.

<b>LPIS</b>	<b>Meaning</b>
0b0	The implementation does not support LPIs.
0b1	The implementation supports LPIs.

## **MBIS, bit [16]**

Indicates whether the implementation supports message-based interrupts by writing to Distributor registers.

<b>MBIS</b>	<b>Meaning</b>
0b0	The implementation does not support message-based interrupts by writing to Distributor registers. The <a href="#">GICD_CLRSPI_NSR</a> , <a href="#">GICD_SETSPI_NSR</a> , <a href="#">GICD_CLRSPI_SR</a> , and <a href="#">GICD_SETSPI_SR</a> registers are reserved.
0b1	The implementation supports message-based interrupts by writing to the <a href="#">GICD_CLRSPI_NSR</a> , <a href="#">GICD_SETSPI_NSR</a> , <a href="#">GICD_CLRSPI_SR</a> , or <a href="#">GICD_SETSPI_SR</a> registers.

### num\_LPIs, bits [15:11]

Number of supported LPIs.

- 0b00000 Number of LPIs as indicated by GICD\_TYPER.IDbits.
- All other values Number of LPIs supported is  $2^{(\text{num\_LPIs}+1)}$ .
  - Available LPI INTIDs are 8192..(8192 +  $2^{(\text{num\_LPIs}+1)}$  - 1).
  - This field cannot indicate a maximum LPI INTID greater than that indicated by GICD\_TYPER.IDbits.

When the supported INTID width is less than 14 bits, this field is res0 and no LPIs are supported.

### SecurityExtn, bit [10]

Indicates whether the GIC implementation supports two Security states:

When [GICD\\_CTLR.DS](#) == 1, this field is RAZ.

SecurityExtn	Meaning
0b0	The GIC implementation supports only a single Security state.
0b1	The GIC implementation supports two Security states.

### NMI, bit [9]

Non-maskable Interrupts.

NMI	Meaning
0b0	Non-maskable interrupt property not supported.
0b1	Non-maskable interrupt property is supported.

### ESPI, bit [8]

Extended SPI.

ESPI	Meaning
0b0	Extended SPI range not implemented.
0b1	Extended SPI range implemented.

## CPUNumber, bits [7:5]

Reports the number of PEs that can be used when affinity routing is not enabled, minus 1.

These PEs must be numbered contiguously from zero, but the relationship between this number and the affinity hierarchy from MPIDR is implementation defined. If the implementation does not support ARE being zero, this field is 000.

## ITLinesNumber, bits [4:0]

For the INTID range 32 to 1019, indicates the maximum SPI supported.

If the value of this field is N, the maximum SPI INTID is  $32(N+1)$  minus 1. For example, 00011 specifies that the maximum SPI INTID is 127.

Regardless of the range of INTIDs defined by this field, interrupt IDs 1020-1023 are reserved for special purposes.

A value of 0 indicates no SPIs are support.

The ITLinesNumber field only indicates the maximum number of SPIs that the GIC implementation might support. This value determines the number of instances of the following interrupt registers:

- [GICD\\_IGROUPR<n>](#).
- [GICD\\_ISENBALER<n>](#).
- [GICD\\_ICENABLER<n>](#).
- [GICD\\_ISPENDR<n>](#).
- [GICD\\_ICPENDR<n>](#).
- [GICD\\_ISACTIVER<n>](#).
- [GICD\\_ICACTIVER<n>](#).
- [GICD\\_IPRIORITYR<n>](#).
- [GICD\\_ITARGETSR<n>](#).
- [GICD\\_ICFGR<n>](#).
- [GICD\\_IROUTER<n>](#).
- [GICD\\_IGRPMODR<n>](#).

The GIC architecture does not require a GIC implementation to support a continuous range of SPI interrupt IDs. Software must check which SPI INTIDs are supported, up to the maximum value indicated by GICD\_TYPER.ITLinesNumber.

## Accessing GICD\_TYPER

**GICD\_TYPER can be accessed through the memory-mapped interfaces:**

Component	Frame	Offset	Instance
-----------	-------	--------	----------

GIC Distributor	Dist_base	0x0004	GICD_TYPER
--------------------	-----------	--------	------------

Accesses on this interface are **RO**.

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.