CTIINEN<n>, CTI Input Trigger to Output Channel Enable registers, n = 0 - 31

The CTIINEN<n> characteristics are:

Purpose

Enables the signaling of an event on output channels when input trigger event n is received by the CTI.

Configuration

CTIINEN<n> is in the Debug power domain.

If input trigger n is not implemented or not connected, CTIINEN<n> is res0.

Attributes

CTIINEN<n> is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 |NEN31|NEN30|NEN29|NEN28|NEN27|NEN26|NEN25|NEN24|NEN23|NEN22|NEN21|NEN20|NEN19|N

INEN<x>, bit [x], for x = 31 to 0

Input trigger <n> to output channel <x> enable.

Bits [31:N] are RAZ/WI. N is the number of ECT channels implemented as defined by the CTIDEVID.NUMCHAN field.

INEN <x></x>	Meaning
0b0	Input trigger <n> will not</n>
	generate an event on output
	channel $\langle x \rangle$.
0b1	Input trigger <n> will</n>
	generate an event on output
	channel $\langle x \rangle$.

The reset behavior of this field is:

 On an External debug reset, this field resets to an architecturally unknown value.

Accessing CTIINEN<n>

CTIINEN<n> can be accessed through the external debug interface:

Component	Offset	Instance	
CTI	$0 \times 020 + (4$	CTIINEN <n></n>	
	* n)		

This interface is accessible as follows:

- When SoftwareLockStatus(), accesses to this register are **RO**.
- When !SoftwareLockStatus(), accesses to this register are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.