<u>Base</u>	SIMD&FP	<u>SVE</u>	SME	Index by
<u>Instructions</u>	Instructions	<u>Instructions</u>	Instructions	Encoding

Sh Pseu

Sh

Pseu

## **HVC**

Hypervisor Call causes an exception to EL2. Software executing at EL1 can use this instruction to call the hypervisor to request a service.

The HVC instruction is undefined:

- When EL3 is implemented and *SCR EL3*.HCE is set to 0.
- When EL3 is not implemented and  $\overline{HCR}$  EL2.HCD is set to 1.
- When EL2 is not implemented.
- At EL1 if EL2 is not enabled in the current Security state.
- At ELO.

On executing an HVC instruction, the PE records the exception as a Hypervisor Call exception in  $ESR\_ELx$ , using the EC value 0x16, and the value of the immediate argument.

```
HVC #<imm>
// Empty.
```

## **Assembler Symbols**

<imm>

Is a 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.

## **Operation**

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> <u>Instructions</u> <u>Instructions</u> <u>Instructions</u> <u>Encoding</u>

 $Internal\ version\ only:\ is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.