y	<u>Sh</u>
<u>1g</u>	<u>Pseu</u>

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

MOVZ

Move wide with zero moves an optionally-shifted 16-bit immediate value to a register.

This instruction is used by the alias MOV (wide immediate).

MOVZ <Wd>, #<imm>{, LSL #<shift>}

constant integer pos = UInt(hw:'0000');

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 sf 1 0 1 0 0 1 0 1 hw imm16 Rd
```

```
32-bit (sf == 0 \&\& hw == 0x)
```

```
MOVZ <Xd>, #<imm>{, LSL #<shift>}

if sf == '0' && hw<1> == '1' then UNDEFINED;

integer d = UInt(Rd);
constant integer datasize = 32 << UInt(sf);</pre>
```

Assembler Symbols

<wd></wd>	Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.		
<xd></xd>	Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.		
<imm></imm>	Is the 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field.		
<shift></shift>	For the 32-bit variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the "hw" field as <shift>/16.</shift>		
	For the 64-bit variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded in the "hw" field as <shift>/16.</shift>		

Alias Conditions

Alias	Is preferred when
MOV (wide immediate)	! (<u>IsZero</u> (imm16) && hw != '00')

Operation

```
bits(datasize) result;
result = Zeros(datasize);
result<pos+15:pos> = imm16;
X[d, datasize] = result;
```

Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - \circ The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu