# CNTPCT\_EL0, Counter-timer Physical Count Register

The CNTPCT EL0 characteristics are:

#### **Purpose**

Holds the 64-bit physical count value.

## **Configuration**

AArch64 System register CNTPCT\_EL0 bits [63:0] are architecturally mapped to AArch32 System register <a href="CNTPCT[63:0]">CNTPCT[63:0]</a>.

All reads to the CNTPCT\_EL0 occur in program order relative to reads to <u>CNTPCTSS\_EL0</u> or CNTPCT\_EL0.

#### **Attributes**

CNTPCT EL0 is a 64-bit register.

## Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 Physical count value

Physical count value

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### Bits [63:0]

Physical count value.

Reads of CNTPCT\_EL0 from EL0 or EL1 return (PhysicalCountInt<63:0> - <u>CNTPOFF\_EL2</u><63:0>) if the access is not trapped, and all of the following are true:

- CNTHCTL EL2.ECV is 1.
- <u>HCR\_EL2</u>.{E2H, TGE} is not {1, 1}.

Where PhysicalCountInt<63:0> is the physical count returned when CNTPCT EL0 is read from EL2 or EL3.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

## Accessing CNTPCT\_EL0

Accesses to this register use the following encodings in the System register encoding space:

## MRS <Xt>, CNTPCT EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b1110	0b0000	0b001

```
if PSTATE.EL == ELO then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11')
&& CNTKCTL_EL1.EL0PCTEN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.E2H == '0' &&
CNTHCTL_EL2.EL1PCTEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '10'
&& CNTHCTL EL2.EL1PCTEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR EL2. <E2H, TGE> == '11'
&& CNTHCTL_EL2.EL0PCTEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        if IsFeatureImplemented(FEAT_ECV) &&
EL2Enabled() && SCR_EL3.ECVEn == '1' &&
CNTHCTL EL2.ECV == '1' && HCR EL2.<E2H,TGE> != '11'
then
            X[t, 64] = PhysicalCountInt() -
CNTPOFF_EL2;
        else
            X[t, 64] = PhysicalCountInt();
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && CNTHCTL_EL2.EL1PCTEN == '0'
then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        if IsFeatureImplemented(FEAT ECV) &&
EL2Enabled() && SCR_EL3.ECVEn == '1' &&
CNTHCTL_EL2.ECV == '1' then
            X[t, 64] = PhysicalCountInt() -
CNTPOFF EL2;
        else
            X[t, 64] = PhysicalCountInt();
elsif PSTATE.EL == EL2 then
```

```
X[t, 64] = PhysicalCountInt();
elsif PSTATE.EL == EL3 then
  X[t, 64] = PhysicalCountInt();
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers

 $28/03/2023\ 16:02;\ 72747e43966d6b97dcbd230a1b3f0421d1ea3d94$ 

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.