AArch32 AArch64
Instructions Instructions

54Index byonsEncoding

External Registers

AMPIDR3, Activity Monitors Peripheral Identification Register 3

The AMPIDR3 characteristics are:

Purpose

Provides information to identify an activity monitors component.

For more information, see 'About the Peripheral identification scheme'.

Configuration

It is implementation defined whether AMPIDR3 is implemented in the Core power domain or in the Debug power domain.

Implementation of this register is optional.

This register is present only when FEAT AMUv1 is implemented.

Attributes

AMPIDR3 is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4	3 2 1 0
RES0		CMOD

Bits [31:8]

Reserved, res0.

REVAND, bits [7:4]

Part minor revision. Parts using <u>AMPIDR2</u>.REVISION as an extension to the Part number must use this field as a major revision number.

This field has an implementation defined value.

Access to this field is **RO**.

CMOD, bits [3:0]

Customer modified. Indicates someone other than the Designer has modified the component.

This field has an implementation defined value.

Access to this field is **RO**.

Accessing AMPIDR3

AMPIDR3 can be accessed through the memory-mapped interfaces:

Component	Offset	Instance	
AMU	0xFEC	AMPIDR3	

Accesses on this interface are RO.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.