HFGRTR_EL2, Hypervisor Fine-Grained Read Trap Register

The HFGRTR EL2 characteristics are:

Purpose

Provides controls for traps of MRS and MRC reads of System registers.

Configuration

This register is present only when FEAT_FGT is implemented. Otherwise, direct accesses to HFGRTR EL2 are undefined.

Attributes

HFGRTR EL2 is a 64-bit register.

Field descriptions

63	62	61	60	59	58	57	56
nAMAIR2_EL1	nMAIR2_EL1	nS2POR_EL1	nPOR_EL1	nPOR_EL0	nPIR_EL1	nPIRE0_EL1r	nRCWMASK_
SCXTNUM_ELC	SCXTNUM_EL1	SCTLR_EL1	REVIDR_EL1	PAR_EL1	MPIDR_EL1	MIDR_EL1	MAIR_EL:
31	30	29	28	27	26	25	24

nAMAIR2_EL1, bit [63] When FEAT AIE is implemented:

Trap MRS reads of AMAIR2 EL1 at EL1 using AArch64 to EL2.

nAMAIR2_EL1	Meaning

0b0 0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads of AMAIR2_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception. MRS reads of
0b1	MRS reads of <u>AMAIR2_EL1</u> are not trapped by this
	mechanism.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nMAIR2_EL1, bit [62] When FEAT_AIE is implemented:

Trap MRS reads of MAIR2 EL1 at EL1 using AArch64 to EL2.

nMAIR2 EL1	Meaning	

0b0	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 .FGTEn == 1,
	then MRS reads of
	MAIR2_EL1 at EL1 using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.
0b1	MRS reads of MAIR2_EL1
	are not trapped by this
	mechanism.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nS2POR_EL1, bit [61] When FEAT_S2POE is implemented:

Trap MRS reads of $\underline{\text{S2POR}_\text{EL1}}$ at EL1 using AArch64 to EL2.

nS2POR_EL1	Meaning
0b0	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	SCR_{EL3} .FGTEn == 1,
	then MRS reads of
	S2POR EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

0b1	MRS reads of <u>S2POR_EL1</u>
	are not trapped by this
	mechanism.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nPOR_EL1, bit [60] When FEAT S1POE is implemented:

Trap MRS reads of **POR EL1** at EL1 using AArch64 to EL2.

nPOR_EL1	Meaning
0b0	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	\underline{SCR} $\underline{EL3}$.FGTEn == 1,
	then MRS reads of POR EL1
	at EL1 using AArch64 are
	trapped to EL2 and
	reported with EC syndrome
	value $0x18$, unless the read
	generates a higher priority
	exception.
0b1	MRS reads of <u>POR_EL1</u> are
	not trapped by this
	mechanism.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nPOR_EL0, bit [59] When FEAT_S1POE is implemented:

Trap MRS reads of POR_EL0 at EL1 using AArch64 to EL2.

nPOR_EL0	Meaning
0b0	If EL2 is implemented and
	enabled in the current
	Security state, <u>HCR_EL2</u> .
	$\{E2H, TGE\} != \{1, 1\}, and$
	either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MRS reads of POR_EL0
	at EL1 and EL0 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the read generates a
	higher priority exception.
0b1	MRS reads of POR ELO are
	not trapped by this
	mechanism.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nPIR_EL1, bit [58] When FEAT_S1PIE is implemented:

Trap MRS reads of PIR EL1 at EL1 using AArch64 to EL2.

nPIR_EL1	Meaning
0b0	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1, then
	MRS reads of PIR_EL1 at EL1
	using AArch64 are trapped
	to EL2 and reported with
	EC syndrome value 0x18,
	unless the read generates a
	higher priority exception.
0b1	MRS reads of PIR_EL1 are
	not trapped by this
	mechanism.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nPIREO_EL1, bit [57] When FEAT S1PIE is implemented:

Trap MRS reads of PIREO EL1 at EL1 using AArch64 to EL2.

nPIREO_EL1	Meaning
0b0	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MRS reads of
	<pre>PIRE0_EL1 at EL1 using</pre>
	AArch64 are trapped to
	EL2 and reported with
	EC syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.
0b1	MRS reads of PIRE0_EL1
	are not trapped by this
	mechanism.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nRCWMASK_EL1, bit [56] When FEAT_THE is implemented:

Trap ${\tt MRS}$ or ${\tt MRRS}$ reads of RCWMASK_EL1 at EL1 using AArch64 to EL2.

nRCWMASK_EL1 Meani	ng
--------------------	----

0b0	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEN == 1, then MRS or MRRS reads of RCWMASK_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.
0b1	MRS or MRRS reads of RCWMASK_EL1 are not trapped by this mechanism.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nTPIDR2_EL0, bit [55] When FEAT_SME is implemented:

Trap MRS reads of $\underline{\text{TPIDR2_EL0}}$ at EL1 and EL0 using AArch64 to EL2.

nTPIDR2_EL0	Meaning
-------------	---------

0b0 0b1	If EL2 is implemented and enabled in the current Security state, HCR_EL2.{E2H, TGE}! = {1, 1}, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads of TPIDR2_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception. MRS reads of TPIDR2_EL0 are not trapped by this mechanism.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nSMPRI_EL1, bit [54] When FEAT_SME is implemented:

Trap MRS reads of $\underline{\text{SMPRI_EL1}}$ at EL1 using AArch64 to EL2.

CMDDI EI 1	N/ !
nSMPRI EL1	Meaning
-	

0d0	If EL2 is implemented and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	SCR EL3.FGTEn == 1,
	then MRS reads of
	SMPRI EL1 at EL1
	using AArch64 are
	3
	trapped to EL2 and
	reported with EC
	syndrome value 0×18,
	unless the read
	generates a higher
	priority exception.
0b1	MRS reads of SMPRI_EL1
	are not trapped by this
	mechanism.
	·

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nGCS_EL1, bit [53] When FEAT GCS is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- GCSCR_EL1.
- GCSPR EL1.

nGCS_EL1	Meaning

0b0	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value 0x18,
0b1	unless the read generates a higher priority exception. MRS reads of the System
	registers listed above are not trapped by this mechanism.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nGCS_EL0, bit [52] When FEAT_GCS is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 and EL0 using AArch64 of any of the following AArch64 System registers to EL2:

- GCSCREO EL1, at EL1 only.
- GCSPR ELO.

nGCS ELO	Meaning
HOCO_LLO	Micaning

0b0	If EL2 is implemented and enabled in the current Security state, HCR_EL2. {E2H, TGE} != {1, 1}, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads at EL1 and EL0 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.
0b1	MRS reads of the System registers listed above are not trapped by this mechanism.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

Bit [51]

Reserved, res0.

nACCDATA_EL1, bit [50] When FEAT_LS64_ACCDATA is implemented:

Trap MRS reads of ACCDATA EL1 at EL1 using AArch64 to EL2.

nACCDATA EL1	Mooning
HACCDAIA ELI	Meaning

0d0	If EL2 is implemented and enabled in the current Security
	state, and either EL3
	is not implemented or
	$\underline{SCR_EL3}$.FGTEn ==
	1, then MRS reads of
	<u>ACCDATA_EL1</u> at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.
0b1	MRS reads of
	ACCDATA EL1 are
	not trapped by this
	mechanism.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

ERXADDR_EL1, bit [49] When FEAT_RAS is implemented:

Trap MRS reads of **ERXADDR EL1** at EL1 using AArch64 to EL2.

ERXADDR_EL1	Meaning
0b0	MRS reads of
	ERXADDR EL1 are not
	trapped by this
	mechanism.

0b1	If EL2 is implemented
UDI	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	\underline{SCR} $\underline{EL3}$.FGTEn ==
	1, then MRS reads of
	ERXADDR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR EL1.NUM is zero.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ERXPFGCDN_EL1, bit [48] When FEAT RASv1p1 is implemented:

Trap MRS reads of <u>ERXPFGCDN EL1</u> at EL1 using AArch64 to EL2.

ERXPFGCDN_EL1	Meaning
0b0	MRS reads of
	ERXPFGCDN EL1
	are not trapped by
	this mechanism.

If EL2 is 0b1 implemented and enabled in the current Security state, and either EL3 is not implemented or SCR EL3.FGTEn $==\overline{1}$, then MRS reads of ERXPFGCDN EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.

Accessing this field has the following behavior:

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR EL1.NUM is zero.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ERXPFGCTL_EL1, bit [47] When FEAT_RASv1p1 is implemented:

Trap MRS reads of ERXPFGCTL EL1 at EL1 using AArch64 to EL2.

ERXPFGCTL_EL1	Meaning
0b0	MRS reads of
	ERXPFGCTL_EL1 are not trapped by this mechanism.

If EL2 is 0b1 implemented and enabled in the current Security state, and either EL3 is not implemented or SCR EL3.FGTEn == $\overline{1}$, then MRS reads of ERXPFGCTL EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.

Accessing this field has the following behavior:

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR_EL1.NUM is zero.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ERXPFGF_EL1, bit [46] When FEAT_RAS is implemented:

Trap MRS reads of <u>ERXPFGF EL1</u> at EL1 using AArch64 to EL2.

ERXPFGF_EL1	Meaning
0b0	MRS reads of
	ERXPFGF EL1 are not
	trapped by this
	mechanism.

If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3. FGTEn == 1, then MRS reads of ERXPFGF_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.

Accessing this field has the following behavior:

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR_EL1.NUM is zero.

The reset behavior of this field is:

• On a Warm reset:

0b1

- When EL3 is not implemented, this field resets to 0.
- Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ERXMISCn_EL1, bit [45] When FEAT RAS is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- ERXMISCO EL1.
- ERXMISC1 EL1.
- ERXMISC2 EL1.
- ERXMISC3 EL1.

ERXMISCn EL1 Meaning

0b0	MRS reads of the
	specified System
	registers are not
	trapped by this
	mechanism.
0b1	If EL2 is
	implemented and
	enabled in the
	current Security
	state, and either EL3
	is not implemented or
	$\underline{SCR_EL3}$.FGTEn ==
	1, then MRS reads at
	EL1 using AArch64 of
	any of the specified
	System registers are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR EL1.NUM is zero.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ERXSTATUS_EL1, bit [44] When FEAT_RAS is implemented:

Trap MRS reads of **ERXSTATUS** EL1 at EL1 using AArch64 to EL2.

ERXSTATUS_EL1	Meaning
---------------	---------

MRS reads of 0b0 ERXSTATUS EL1 are not trapped by this mechanism. 0b1 If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR EL3.FGTEn $==\overline{1}$, then MRS reads of ERXSTATUS EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.

Accessing this field has the following behavior:

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR EL1.NUM is zero.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ERXCTLR_EL1, bit [43] When FEAT_RAS is implemented:

Trap MRS reads of **ERXCTLR EL1** at EL1 using AArch64 to EL2.

ERXCTLR_EL1	Meaning
-------------	---------

0b0	MRS reads of
	ERXCTLR_EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MRS reads of
	ERXCTLR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0×18,
	unless the read
	generates a higher
	priority exception.

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR EL1.NUM is zero.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ERXFR_EL1, bit [42] When FEAT_RAS is implemented:

Trap MRS reads of **ERXFR** EL1 at EL1 using AArch64 to EL2.

ERXFR_EL1	Meaning
0b0	MRS reads of <u>ERXFR_EL1</u>
	are not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR EL3.FGTEn == 1,
	then MRS reads of
	ERXFR_EL1 at EL1 using AArch64 are trapped to
	EL2 and reported with EC syndrome value 0x18,
	unless the read generates
	a higher priority
	exception.

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR EL1.NUM is zero.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ERRSELR_EL1, bit [41] When FEAT_RAS is implemented:

Trap MRS reads of **ERRSELR EL1** at EL1 using AArch64 to EL2.

ERRSELR_EL1	Meaning
0b0	MRS reads of
	ERRSELR_EL1 are not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 . FGTEn == 1, then MRS reads of
	ERRSELR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC
	syndrome value 0×18,
	unless the read
	generates a higher
	priority exception.

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR EL1.NUM is zero.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ERRIDR_EL1, bit [40] When FEAT RAS is implemented:

Trap MRS reads of **ERRIDR EL1** at EL1 using AArch64 to EL2.

_ERRIDR_EL1	Meaning
0b0	MRS reads of
	ERRIDR EL1 are not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 . FGTEn == 1, then MRS reads of ERRIDR_EL1 at EL1
	using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18,
	unless the read generates a higher priority exception.

- This field is permitted to be res0 if all of the following are true:
 - <u>ERRSELR_EL1</u> and all ERX* registers are implemented as undefined or RAZ/WI.
 - ERRIDR EL1.NUM is zero.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ICC_IGRPENn_EL1, bit [39] When FEAT GICv3 is implemented:

Trap MRS reads of ICC_IGRPEN<n>_EL1 at EL1 using AArch64 to EL2.

ICC_IGRPENn_EL1	Meaning
0b0	MRS reads of
	ICC IGRPEN <n> EL1</n>
	are not trapped by
	this mechanism.

0b1	If EL2 is implemented
100	and enabled in the
	current Security
	state, and either EL3
	is not implemented or
	$\underline{SCR_EL3}$.FGTEn ==
	1, then MRS reads of
	ICC IGRPEN <n> EL1</n>
	at EL1 using AArch64
	are trapped to EL2
	and reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

VBAR_EL1, bit [38]

Trap MRS reads of VBAR EL1 at EL1 using AArch64 to EL2.

VBAR_EL1	Meaning
0b0	MRS reads of <u>VBAR_EL1</u> are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1,
	then MRS reads of
	VBAR EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the read generates a
	higher priority exception.

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TTBR1_EL1, bit [37]

Trap MRS or MRRS reads of TTBR1 EL1 at EL1 using AArch64 to EL2.

TTBR1_EL1	Meaning
0b0	MRS or MRRS reads of
	TTBR1_EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MRS or MRRS reads of
	TTBR1_EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the read generates
	a higher priority
	exception.

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TTBR0_EL1, bit [36]

Trap MRS or MRRS reads of TTBRO_EL1 at EL1 using AArch64 to EL2.

TTBR0_EL1	Meaning
0b0	MRS or MRRS reads of
	TTBR0_EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR}\underline{EL3}.FGTEn == 1,$
	then MRS or MRRS reads of
	TTBR0_EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the read generates
	a higher priority
	exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TPIDR_ELO, bit [35]

Trap MRS reads of $\underline{\text{TPIDR_EL0}}$ at EL1 and EL0 using AArch64 and MRC reads of $\underline{\text{TPIDRURW}}$ at EL0 using AArch32 when EL1 is using AArch64 to EL2.

TPIDR_EL0	Meaning
0b0	MRS reads of TPIDR_ELO at EL1 and EL0 using AArch64 and MRC reads of TPIDRURW at EL0 using AArch32 are not trapped by this machanism.
0b1	by this mechanism. If EL2 is implemented and enabled in the current Security state, HCR_EL2. {E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then, unless the read generates a higher priority exception:
	 MRS reads of TPIDR_ELO at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18. MRC reads of TPIDRURW at ELO using AArch32 are trapped to EL2 and reported with EC syndrome value 0x03.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TPIDRRO_ELO, bit [34]

Trap MRS reads of $\underline{\text{TPIDRRO_EL0}}$ at EL1 and EL0 using AArch64 and MRC reads of $\underline{\text{TPIDRURO}}$ at EL0 using AArch32 when EL1 is using AArch64 to EL2.

TPIDRRO_EL0	Meaning
0d0	MRS reads of
	TPIDRRO_EL0 at EL1
	and EL0 using AArch64
	and MRC reads of
	TPIDRURO at EL0
	using AArch32 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	HCR_EL2.{E2H, TGE}
	$!=\{1,1\}$, EL1 is using
	AArch64, and either
	EL3 is not
	implemented or
	$\underline{SCR_EL3}.FGTEn == 1,$
	then, unless the read
	generates a higher
	priority exception:
	• MRS reads of
	TPIDRRO ELO at
	EL1 and EL0
	using AArch64
	are trapped to
	EL2 and reported
	with EC syndrome
	value 0×18.
	• MRC reads of
	TPIDRURO at ELO
	using AArch32
	are trapped to
	EL2 and reported
	with EC syndrome
	value 0x03.
	value once.

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TPIDR_EL1, bit [33]

Trap MRS reads of TPIDR EL1 at EL1 using AArch64 to EL2.

TRIDE EL1	Maaning
TPIDR_EL1	Meaning
0b0	MRS reads of <u>TPIDR_EL1</u>
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	\underline{SCR}_{EL3} .FGTEn == 1,
	then MRS reads of
	TPIDR_EL1 at EL1 using
	AArch $\overline{6}4$ are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the read generates
	a higher priority
	exception.

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TCR_EL1, bit [32]

Trap MRS reads of any of the following registers at EL1 using AArch64 to EL2.

- TCR EL1.
- TCR2 EL1, if FEAT TCR2 is implemented.

TCR_EL1	Meaning
0b0	MRS reads of the specified
	registers are not trapped by
	this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 . FGTEn == 1, then MRS reads of the specified
	registers at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

SCXTNUM_EL0, bit [31] When FEAT_CSV2_2 is implemented or FEAT_CSV2_1p2 is implemented:

Trap MRS reads of $\underline{SCXTNUM_EL0}$ at EL1 and EL0 using AArch64 to EL2.

SCXTNUM_EL0	Meaning
0b0	MRS reads of
	SCXTNUM_EL0 are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security
	state, <u>HCR_EL2</u> .
	{E2H, TGE} != {1,
	1}, and either EL3 is not implemented or
	SCR EL3.FGTEn ==
	1, then MRS reads of
	SCXTNUM EL0 at
	EL1 and EL0 using
	AArch64 are trapped
	to EL2 and reported
	with EC syndrome
	value 0×18 , unless the
	read generates a
	higher priority
-	exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

SCXTNUM_EL1, bit [30] When FEAT_CSV2_1 is implemented:

Trap MRS reads of SCXTNUM_EL1 at EL1 using AArch64 to EL2.

SCXTNUM_EL1	Meaning
0b0	MRS reads of
	SCXTNUM_EL1 are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security
	state, and either EL3
	is not implemented or
	SCR_EL3.FGTEn ==
	1, then MRS reads of
	SCXTNUM_EL1 at
	EL1 using AArch64
	are trapped to EL2
	and reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

SCTLR_EL1, bit [29]

Trap MRS reads of any of the following registers at EL1 using AArch64 to EL2.

- SCTLR EL1.
- SCTLR2 EL1, if FEAT_SCTLR2 is implemented.

COTT D TI	7.7
SCTLR_EL1	Meaning
0b0	MRS reads of the specified
	registers are not trapped
	by this mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MRS reads of the
	specified registers at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read generates
	a higher priority
	exception.

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

REVIDR_EL1, bit [28]

Trap MRS reads of REVIDR EL1 at EL1 using AArch64 to EL2.

REVIDR_EL1	Meaning
0b0	MRS reads of
	REVIDR EL1 are not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads of REVIDR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.	
	rJ -1100 P 010111	

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

PAR_EL1, bit [27]

Trap MRS or MRRS reads of PAR EL1 at EL1 using AArch64 to EL2.

PAR_EL1	Meaning
0b0	MRS or MRRS reads of
	PAR_EL1 are not trapped by
	this mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1, then
	MRS or MRRS reads of
	PAR_EL1 at EL1 using
	AArch64 are trapped to EL2
	and reported with EC
	syndrome value 0x18, unless
	the read generates a higher
	priority exception.

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

MPIDR_EL1, bit [26]

Trap MRS reads of MPIDR EL1 at EL1 using AArch64 to EL2.

MPIDR_EL1	Meaning
0b0	MRS reads of MPIDR_EL1
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	\underline{SCR} _EL3.FGTEn == 1,
	then MRS reads of
	MPIDR_EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the read generates
	a higher priority
	exception.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

MIDR_EL1, bit [25]

Trap MRS reads of MIDR_EL1 at EL1 using AArch64 to EL2.

MIDR_EL1	Meaning
0b0	MRS reads of MIDR_EL1 are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_EL3 .FGTEn == 1,
	then MRS reads of
	MIDR EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the read generates a
	higher priority exception.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

MAIR_EL1, bit [24]

Trap MRS reads of $\underline{MAIR_EL1}$ at EL1 using AArch64 to EL2.

MAIR_EL1	Meaning
0b0	MRS reads of MAIR_EL1 are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MRS reads of
	MAIR EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the read generates a
	higher priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

LORSA_EL1, bit [23] When FEAT_LOR is implemented:

Trap MRS reads of LORSA EL1 at EL1 using AArch64 to EL2.

LORSA_EL1	Meaning
0b0	MRS reads of LORSA_EL1
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented
	or $\underline{SCR_EL3}$.FGTEn == 1,
	then MRS reads of
	LORSA_EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the read generates
	a higher priority
	exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

LORN_EL1, bit [22] When FEAT LOR is implemented:

Trap MRS reads of LORN EL1 at EL1 using AArch64 to EL2.

LORN_EL1	Meaning
0b0	MRS reads of LORN_EL1
	are not trapped by this mechanism.
0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 . FGTEn == 1, then MRS reads of
	LORN_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

LORID_EL1, bit [21] When FEAT_LOR is implemented:

Trap MRS reads of LORID EL1 at EL1 using AArch64 to EL2.

LORID_EL1	Meaning
-----------	---------

000	MRS reads of <u>LORID_EL1</u> are not trapped by this mechanism.
0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads of LORID_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

LOREA_EL1, bit [20] When FEAT_LOR is implemented:

Trap MRS reads of LOREA EL1 at EL1 using AArch64 to EL2.

LOREA_EL1	Meaning
0b0	MRS reads of LOREA_EL1
	are not trapped by this mechanism.
0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 . FGTEn == 1, then MRS reads of
	LOREA EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

LORC_EL1, bit [19] When FEAT LOR is implemented:

Trap MRS reads of LORC EL1 at EL1 using AArch64 to EL2.

LORC_EL1	Meaning
0b0	MRS reads of <u>LORC_EL1</u> are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	\underline{SCR} _EL3.FGTEn == 1,
	then MRS reads of
	LORC EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the read generates a
	higher priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

ISR_EL1, bit [18]

Trap MRS reads of ISR EL1 at EL1 using AArch64 to EL2.

ISR_EL1	Meaning
0b0	MRS reads of <u>ISR_EL1</u> are not
	trapped by this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 . FGTEn == 1, then MRS reads of ISR_EL1 at EL1
	using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

FAR_EL1, bit [17]

Trap MRS reads of $\underline{FAR_EL1}$ at EL1 using AArch64 to EL2.

FAR_EL1	Meaning
0b0	MRS reads of <u>FAR_EL1</u> are not
	trapped by this mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1, then
	MRS reads of <u>FAR_EL1</u> at EL1
	using AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18, unless
	the read generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

ESR_EL1, bit [16]

Trap MRS reads of ESR EL1 at EL1 using AArch64 to EL2.

ESR_EL1	Meaning
0b0	MRS reads of <u>ESR_EL1</u> are not trapped by this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads of ESR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC
	syndrome value 0x18, unless
	the read generates a higher priority exception.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

DCZID_EL0, bit [15]

Trap MRS reads of DCZID ELO at EL1 and EL0 using AArch64 to EL2.

DCZID_EL0	Meaning
0b0	MRS reads of DCZID_EL0
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, <u>HCR_EL2</u> .
	$\{E2H, TGE\} != \{1, 1\},$
	and either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then MRS reads of
	DCZID_EL0 at EL1 and
	EL0 using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0×18,
	unless the read generates
	a higher priority
	exception.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

CTR_EL0, bit [14]

Trap MRS reads of CTR ELO at EL1 and ELO using AArch64 to EL2.

CTR_EL0	Meaning
0b0	MRS reads of CTR_EL0 are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, <u>HCR_EL2</u> .
	$\{E2H, TGE\} != \{1, 1\}, and$
	either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn == 1, then
	MRS reads of CTR_EL0 at EL1
	and EL0 using AArch64 are
	trapped to EL2 and reported
	with EC syndrome value
	0x18, unless the read
	generates a higher priority
	exception.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

CSSELR_EL1, bit [13]

Trap MRS reads of CSSELR_EL1 at EL1 using AArch64 to EL2.

CSSELR_EL1	Meaning
0b0	MRS reads of
	<u>CSSELR_EL1</u> are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	\underline{SCR} EL3.FGTEn == 1,
	then MRS reads of
	<u>CSSELR_EL1</u> at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0×18,
	unless the read
	generates a higher
-	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

CPACR_EL1, bit [12]

Trap MRS reads of CPACR_EL1 at EL1 using AArch64 to EL2.

CPACR_EL1	Meaning
0b0	MRS reads of CPACR_EL1
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	\underline{SCR} $\underline{EL3}$.FGTEn == 1,
	then MRS reads of
	<u>CPACR_EL1</u> at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the read generates
	a higher priority
	exception.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

CONTEXTIDR_EL1, bit [11]

Trap MRS reads of CONTEXTIDR EL1 at EL1 using AArch64 to EL2.

CONTEXTIDR_EL1	Meaning
0b0	MRS reads of
	CONTEXTIDR_EL1
	are not trapped by
	this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads of CONTEXTIDR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception.
	•

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

CLIDR_EL1, bit [10]

Trap MRS reads of CLIDR_EL1 at EL1 using AArch64 to EL2.

CLIDR_EL1	Meaning
0b0	MRS reads of CLIDR_EL1
	are not trapped by this mechanism.
0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads of CLIDR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority
	exception.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

CCSIDR_EL1, bit [9]

Trap MRS reads of CCSIDR EL1 at EL1 using AArch64 to EL2.

CCSIDR_EL1	Meaning
0b0	MRS reads of
	CCSIDR_EL1 are not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{\underline{SCR}}\underline{EL3}.FGTEn == 1,$
	then MRS reads of
	CCSIDR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
<u></u>	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

APIBKey, bit [8] When FEAT_PAuth is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- <u>APIBKeyHi_EL1</u>.
- APIBKeyLo_EL1.

APIBKey	Meaning
0b0	MRS reads of the System
	registers listed above are not
	trapped by this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads at EL1 using AArch64 of any of the System registers listed above are trapped to EL2 and reported with EC syndrome value 0x18, unless the read
	generates a higher priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

APIAKey, bit [7] When FEAT PAuth is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- <u>APIAKeyHi_EL1</u>.
- APIAKeyLo EL1.

APIAKey	Meaning
0b0	MRS reads of the System
	registers listed above are not
	trapped by this mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	\underline{SCR} $\underline{EL3}$.FGTEn == 1, then
	MRS reads at EL1 using
	AArch64 of any of the System
	registers listed above are
	trapped to EL2 and reported
	with EC syndrome value
	0×18 , unless the read
	generates a higher priority
	exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

APGAKey, bit [6] When FEAT_PAuth is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- APGAKeyHi EL1.
- APGAKeyLo EL1.

APGAKey	Meaning
0b0	MRS reads of the System
	registers listed above are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1, then
	MRS reads at EL1 using
	AArch64 of any of the
	System registers listed
	above are trapped to EL2
	and reported with EC
	syndrome value 0x18, unless
	the read generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

APDBKey, bit [5] When FEAT PAuth is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- APDBKeyHi EL1.
- APDBKeyLo EL1.

APDBKey	Meaning
0b0	MRS reads of the System
	registers listed above are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1, then
	MRS reads at EL1 using
	AArch64 of any of the
	System registers listed
	above are trapped to EL2
	and reported with EC
	syndrome value 0x18, unless
	the read generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

APDAKey, bit [4] When FEAT_PAuth is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- APDAKeyHi EL1.
- APDAKeyLo EL1.

APDAKey	Meaning	
---------	---------	--

0b0	MRS reads of the System
	registers listed above are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1, then
	MRS reads at EL1 using
	AArch64 of any of the
	System registers listed
	above are trapped to EL2
	and reported with EC
	syndrome value 0x18, unless
	the read generates a higher
	priority exception.
	priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

AMAIR_EL1, bit [3]

Trap MRS reads of AMAIR_EL1 at EL1 using AArch64 to EL2.

AMAIR_EL1	Meaning
0d0	MRS reads of <u>AMAIR_EL1</u>
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented
	or $\underline{SCR_EL3}$.FGTEn == 1,
	then MRS reads of
	AMAIR_EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the read generates
	a higher priority
	exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

AIDR_EL1, bit [2]

Trap MRS reads of AIDR EL1 at EL1 using AArch64 to EL2.

_AIDR_EL1	Meaning
0b0	MRS reads of <u>AIDR_EL1</u> are
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1, then
	MRS reads of <u>AIDR_EL1</u> at
	EL1 using AArch64 are
	trapped to EL2 and
	reported with EC syndrome
	value 0×18 , unless the read
	generates a higher priority
	exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

AFSR1_EL1, bit [1]

Trap MRS reads of AFSR1 EL1 at EL1 using AArch64 to EL2.

AFSR1_EL1	Meaning
0b0	MRS reads of <u>AFSR1_EL1</u>
	are not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then MRS reads of AFSR1_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18,
	unless the read generates a higher priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

AFSR0_EL1, bit [0]

Trap MRS reads of AFSR0 EL1 at EL1 using AArch64 to EL2.

_AFSR0_EL1	Meaning
0b0	MRS reads of <u>AFSR0_EL1</u>
	are not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1,
	then MRS reads of
	AFSR0 EL1 at EL1 using
	AArch64 are trapped to
	EL2 and reported with EC
	syndrome value 0x18,
	unless the read generates
	a higher priority
	exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Accessing HFGRTR_EL2

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, HFGRTR EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b100

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        X[t, 64] = NVMem[0x1B8];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.FGTEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR_EL3.FGTEn == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = HFGRTR\_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = HFGRTR\_EL2;
```

MSR HFGRTR EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b100

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        NVMem[0x1B8] = X[t, 64];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.FGTEn == '0' then
        UNDEFINED;
elsif HaveEL(EL3) && SCR_EL3.FGTEn == '0' then
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.