<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	<u>Index by</u>
Instructions	Instructions	Instructions	Instructions	Encoding

Pseu

URSHL (multiple and single vector)

Multi-vector unsigned rounding shift left by vector

Shift the unsigned elements of the two or four first source vectors by corresponding elements of the second source vector and destructively place the rounded results in the corresponding elements of the two or four first source vectors. A positive shift amount performs a left shift, otherwise a right shift by the negated shift amount is performed.

This instruction is unpredicated.

It has encodings from 2 classes: Two registers and Four registers

Two registers (FEAT_SME2)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
1 1 0 0 0 0 0 1 size 1 0 Zm
                                    1 0 1 0 0 0 1 0 0 0 1
                                                                        1
```

```
if ! Have SME2 () then UNDEFINED;
constant integer esize = 8 << UInt(size);</pre>
integer dn = UInt(Zdn:'0');
integer m = <u>UInt('0':Zm);</u>
constant integer nreg = 2;
```

URSHL { <Zdn1>.<T>-<Zdn2>.<T> }, { <Zdn1>.<T>-<Zdn2>.<T> }, <Zm>.<T:

Four registers (FEAT_SME2)

```
31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0
|1 1 0 0 0 0 0 1|size|1 0|   Zm   |1 0 1 0 1 0|1 0|0 0|1| Zdn |0|1|
```

```
URSHL { <Zdn1>.<T>-<Zdn4>.<T> }, { <Zdn1>.<T>-<Zdn4>.<T> }, <Zm>.<T:
if !HaveSME2() then UNDEFINED;
constant integer esize = 8 << <u>UInt</u>(size);
integer dn = <u>UInt</u>(Zdn:'00');
integer m = UInt('0':Zm);
```

Assembler Symbols

constant integer nreg = 4;

<Zdn1> For the two registers variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zdn" times 2.

For the four registers variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zdn" times 4.

<T>

Is the size specifier, encoded in "size":

size	<t></t>
00	В
01	Н
10	S
11	D

<Zdn4> Is the name of the fourth scalable vector register of a multivector sequence, encoded as "Zdn" times 4 plus 3.

<Zdn2> Is the name of the second scalable vector register of a multi-vector sequence, encoded as "Zdn" times 2 plus 1.

<Zm> Is the name of the second source scalable vector register Z0-Z15, encoded in the "Zm" field.

Operation

```
CheckStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer elements = VL DIV esize;
array [0..3] of bits(VL) results;
for r = 0 to nreg-1
    bits (VL) operand1 = \mathbb{Z}[dn+r, VL];
    bits (VL) operand2 = \mathbb{Z}[m, VL];
    for e = 0 to elements-1
        integer element = <u>UInt(Elem[operand1, e, esize]);</u>
        integer shift = ShiftSat(SInt(Elem[operand2, e, esize]), esize)
        integer res;
        if shift >= 0 then
             res = element << shift;
        else
             shift = -shift;
             res = (element + (1 << (shift - 1))) >> shift;
        Elem[results[r], e, esize] = res<esize-1:0>;
for r = 0 to nreg-1
    \underline{Z}[dn+r, VL] = results[r];
```

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.