<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Pseu

#### **CSINC**

Conditional Select Increment returns, in the destination register, the value of the first source register if the condition is TRUE, and otherwise returns the value of the second source register incremented by 1.

This instruction is used by the aliases **CINC**, and **CSET**.

## 32-bit (sf == 0)

```
CSINC <Wd>, <Wn>, <Wm>, <cond>
```

# 64-bit (sf == 1)

```
CSINC <Xd>, <Xn>, <Xm>, <cond>
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
constant integer datasize = 32 << UInt(sf);</pre>
```

#### **Assembler Symbols**

<wd></wd>	Is the 32-bit name of the general-purpose destination

register, encoded in the "Rd" field.

<Wn> Is the 32-bit name of the first general-purpose source

register, encoded in the "Rn" field.

<Wm> Is the 32-bit name of the second general-purpose source

register, encoded in the "Rm" field.

<Xd> Is the 64-bit name of the general-purpose destination

register, encoded in the "Rd" field.

<Xn> Is the 64-bit name of the first general-purpose source

register, encoded in the "Rn" field.

<Xm> Is the 64-bit name of the second general-purpose source

register, encoded in the "Rm" field.

<cond> Is one of the standard conditions, encoded in the "cond"

field in the standard way.

## **Alias Conditions**

#### Alias Is preferred when

```
<u>CINC</u> Rm != '11111' && cond != '111x' && Rn != '11111' && Rn == Rm
```

# Alias Is preferred when

```
CSET Rm == '11111' && cond != '111x' && Rn == '11111'
```

## **Operation**

```
bits(datasize) result;
if ConditionHolds(cond) then
    result = X[n, datasize];
else
    result = X[m, datasize];
    result = result + 1;

X[d, datasize] = result;
```

# **Operational information**

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> <u>Instructions</u> <u>Instructions</u> <u>Instructions</u> <u>Instructions</u> <u>Encoding</u>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu