

---

## PMCCFILTR\_EL0, Performance Monitors Cycle Counter Filter Register

The PMCCFILTR\_EL0 characteristics are:

### Purpose

Determines the modes in which the Cycle Counter, PMU.PMCCNTR\_EL0, increments.

### Configuration

External register PMCCFILTR\_EL0 bits [31:0] are architecturally mapped to AArch64 System register [PMCCFILTR\\_EL0\[31:0\]](#) when FEAT\_PMUv3\_EXT32 is implemented.

External register PMCCFILTR\_EL0 bits [63:0] are architecturally mapped to AArch64 System register [PMCCFILTR\\_EL0\[63:0\]](#) when FEAT\_PMUv3\_EXT64 is implemented.

External register PMCCFILTR\_EL0 bits [31:0] are architecturally mapped to AArch32 System register [PMCCFILTR\[31:0\]](#).

This register is present only when FEAT\_PMUv3\_EXT is implemented. Otherwise, direct accesses to PMCCFILTR\_EL0 are res0.

PMCCFILTR\_EL0 is in the Core power domain.

On a Warm or Cold reset, RW fields in this register reset to:

- Architecturally unknown values if the reset is to an Exception level that is using AArch64.
- 0 if the reset is to an Exception level that is using AArch32.

The register is not affected by an External debug reset.

### Attributes

PMCCFILTR\_EL0 is a 64-bit register.

This register is part of the [PMU](#) block.

## Field descriptions

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
RES0																															
P	U	NS	K	NS	U	NS	H	M	RES0	SH	T	RL	K	RL	U	RL	H	RES0													
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

### Bits [63:32]

Reserved, res0.

### P, bit [31]

EL1 filtering. Controls counting cycles in EL1.

P	Meaning
0b0	This field has no effect on filtering of cycles.
0b1	Cycles in EL1 are not counted.

If Secure and Non-secure states are implemented, then counting cycles in Non-secure EL1 is further controlled by PMCCFILTR\_EL0.NSK.

If FEAT\_RME is implemented, then counting cycles in Realm EL1 is further controlled by PMCCFILTR\_EL0.RLK.

If EL3 is implemented, then counting cycles in EL3 is further controlled by PMCCFILTR\_EL0.M.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

### U, bit [30]

EL0 filtering. Controls counting cycles in EL0.

U	Meaning
0b0	This field has no effect on filtering of cycles.
0b1	Cycles in EL0 are not counted.

If Secure and Non-secure states are implemented, then counting cycles in Non-secure EL0 is further controlled by PMCCFILTR\_EL0.NSU.

If FEAT\_RME is implemented, then counting cycles in Realm EL0 is further controlled by PMCCFILTR\_EL0.RLU.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

#### **NSK, bit [29]**

##### **When EL3 is implemented:**

Non-secure EL1 filtering. Controls counting cycles in Non-secure EL1. If PMCCFILTR\_EL0.NSK is not equal to PMCCFILTR\_EL0.P, then cycles in Non-secure EL1 are not counted. Otherwise, PMCCFILTR\_EL0.NSK has no effect on filtering of cycles in Non-secure EL1.

<b>NSK</b>	<b>Meaning</b>
0b0	When PMCCFILTR_EL0.P == 0, this field has no effect on filtering of cycles. When PMCCFILTR_EL0.P == 1, cycles in Non-secure EL1 are not counted.
0b1	When PMCCFILTR_EL0.P == 0, cycles in Non-secure EL1 are not counted. When PMCCFILTR_EL0.P == 1, this field has no effect on filtering of cycles.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

##### **Otherwise:**

Reserved, res0.

#### **NSU, bit [28]**

##### **When EL3 is implemented:**

Non-secure EL0 filtering. Controls counting cycles in Non-secure EL0. If PMCCFILTR\_EL0.NSU is not equal to PMCCFILTR\_EL0.U, then cycles in Non-secure EL0 are not counted. Otherwise, PMCCFILTR\_EL0.NSU has no effect on filtering of cycles in Non-secure EL0.

<b>NSU</b>	<b>Meaning</b>
------------	----------------

0b0	When PMCCFILTR_EL0.U == 0, this field has no effect on filtering of cycles. When PMCCFILTR_EL0.U == 1, cycles in Non-secure EL0 are not counted.
0b1	When PMCCFILTR_EL0.U == 0, cycles in Non-secure EL0 are not counted. When PMCCFILTR_EL0.U == 1, this field has no effect on filtering of cycles.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

**Otherwise:**

Reserved, res0.

**NSH, bit [27]**

**When EL2 is implemented:**

EL2 filtering. Controls counting cycles in EL2.

NSH	Meaning
0b0	Cycles in EL2 are not counted.
0b1	This field has no effect on filtering of cycles.

If EL3 is implemented and FEAT\_SEL2 is implemented, then counting cycles in Secure EL2 is further controlled by PMCCFILTR\_EL0.SH.

If FEAT\_RME is implemented, then counting cycles in Realm EL2 is further controlled by PMCCFILTR\_EL0.RLH.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

**Otherwise:**

Reserved, res0.

**M, bit [26]****When EL3 is implemented:**

EL3 filtering. Controls counting cycles in EL3. If PMCCFILTR\_EL0.M is not equal to PMCCFILTR\_EL0.P, then cycles in EL3 are not counted. Otherwise, PMCCFILTR\_EL0.M has no effect on filtering of cycles in EL3.

<b>M</b>	<b>Meaning</b>
0b0	When PMCCFILTR_EL0.P == 0, this field has no effect on filtering of cycles. When PMCCFILTR_EL0.P == 1, cycles in EL3 are not counted.
0b1	When PMCCFILTR_EL0.P == 0, cycles in EL3 are not counted. When PMCCFILTR_EL0.P == 1, this field has no effect on filtering of cycles.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

**Otherwise:**

Reserved, res0.

**Bit [25]**

Reserved, res0.

**SH, bit [24]****When EL3 is implemented and FEAT\_SEL2 is implemented:**

Secure EL2 filtering. Controls counting cycles in Secure EL2. If PMCCFILTR\_EL0.SH is equal to PMCCFILTR\_EL0.NSH, then cycles in Secure EL2 are not counted. Otherwise, PMCCFILTR\_EL0.SH has no effect on filtering of cycles in Secure EL2.

<b>SH</b>	<b>Meaning</b>
0b0	When PMCCFILTR_EL0.NSH == 0, cycles in Secure EL2 are not counted. When PMCCFILTR_EL0.NSH == 1, this field has no effect on filtering of cycles.

0b1 When PMCCFILTR\_EL0.NSH == 0, this field has no effect on filtering of cycles.  
When PMCCFILTR\_EL0.NSH == 1, cycles in Secure EL2 are not counted.

---

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- When !IsSecureEL2Enabled(), access to this field is **RES0**.
- Otherwise, access to this field is **RW**.

**Otherwise:**

Reserved, res0.

**T, bit [23]**

**When FEAT\_TME is implemented:**

Transactional state filtering bit. Controls counting of Attributable events in Non-transactional state.

<b>T</b>	<b>Meaning</b>
0b0	This bit has no effect on the filtering of events.
0b1	Do not count Attributable events in Non-transactional state.

For each Unattributable event, it is implementation defined whether the filtering applies.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

**Otherwise:**

Reserved, res0.

**RLK, bit [22]**

**When FEAT\_RME is implemented:**

Realm EL1 (kernel) filtering bit. Controls counting in Realm EL1.

If the value of this bit is equal to the value of the PMCCFILTR\_EL0.P bit, cycles in Realm EL1 are counted.

Otherwise, cycles in Realm EL1 are not counted.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

**Otherwise:**

Reserved, res0.

**RLU, bit [21]**

**When FEAT\_RME is implemented:**

Realm EL0 (unprivileged) filtering bit. Controls counting in Realm EL0.

If the value of this bit is equal to the value of the PMCCFILTR\_EL0.U bit, cycles in Realm EL0 are counted.

Otherwise, cycles in Realm EL0 are not counted.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

**Otherwise:**

Reserved, res0.

**RLH, bit [20]**

**When FEAT\_RME is implemented:**

Realm EL2 filtering bit. Controls counting in Realm EL2.

If the value of this bit is not equal to the value of the PMCCFILTR\_EL0.NSH bit, cycles in Realm EL2 are counted.

Otherwise, cycles in Realm EL2 are not counted.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

**Otherwise:**

Reserved, res0.

**Bits [19:0]**

Reserved, res0.

## Accessing PMCCFILTR\_ELO

If FEAT\_PMUv3\_EXT32 is implemented, and at least one of FEAT\_PMUv3\_TH or FEAT\_PMUv3p8 is implemented, then bits [63:32] of this register are accessible at offset 0xA7C. Otherwise accesses at this offset are implementation defined.

---

**Note**

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

---

Accesses to this register use the following encodings:

**When FEAT\_PMUv3\_EXT32 is implemented**

**[31:0] Accessible at offset 0x47C from PMU**

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
- When SoftwareLockStatus(), accesses to this register are **RO**.
- Otherwise, accesses to this register are **RW**.

**When FEAT\_PMUv3\_EXT64 is implemented**

**Accessible at offset 0x4F8 from PMU**

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.



- Otherwise, accesses to this register are **RW**.

**When FEAT\_PMUv3\_EXT32 is implemented and (FEAT\_PMUv3\_TH is implemented or FEAT\_PMUv3p8 is implemented)**  
**[63:32] Accessible at offset 0xA7C from PMU**

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
- When SoftwareLockStatus(), accesses to this register are **RO**.
- Otherwise, accesses to this register are **RW**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.