Base Instructions	SIMD&FP Instructions	SVE Instructions	SME Instructions	Index by Encoding
FMOV (general	)			
This instruction	love to or from getransfers the controls, or the contents ter.	tents of a SIMD8	&FP register to a	general-
registers, and the execute the instraction and the execute the exe	e settings in the e current Securit ruction might be	cy state and Exce trapped. 7 16 15 14 13 12 11 10	eption level, an a	ttempt to
	0 ftype 1 0 x 1 1 rmodepc		Rn	Ka
Half-precision to 32-bit (sf == 0 && ftype == 11 && rmode == 00 && opcode == 110) (FEAT_FP16)				
FMOV <w< td=""><td>d&gt;, <hn></hn></td><td></td><td></td><td></td></w<>	d>, <hn></hn>			
Half-precision to == 110) (FEAT_FP16)	64-bit (sf == 1 &	& ftype == 11 &	& rmode == 00 &	& opcode
FMOV <x< td=""><td>d&gt;, <hn></hn></td><td></td><td></td><td></td></x<>	d>, <hn></hn>			
32-bit to half-precision (sf == 0 && ftype == 11 && rmode == 00 && opcode == 111) (FEAT_FP16)				
FMOV <h< td=""><td>d&gt;, <wn></wn></td><td></td><td></td><td></td></h<>	d>, <wn></wn>			
32-bit to single-precision (sf == 0 && ftype == 00 && rmode == 00 && opcode == 111)				
FMOV <s< td=""><td>d&gt;, <wn></wn></td><td></td><td></td><td></td></s<>	d>, <wn></wn>			
Single-precision to 32-bit (sf == 0 && ftype == 00 && rmode == 00 && opcode == 110)				
FMOV <w< td=""><td>d&gt;, <sn></sn></td><td></td><td></td><td></td></w<>	d>, <sn></sn>			

Sh Pseu

64-bit to half-precision (sf == 1 && ftype == 11 && rmode == 00 && opcode == 111) (FEAT\_FP16)

FMOV < Hd>, < Xn>

```
64-bit to double-precision (sf == 1 && ftype == 01 && rmode == 00 &&
opcode == 111)
                          FMOV < Dd > , < Xn >
64-bit to top half of 128-bit (sf == 1 && ftype == 10 && rmode == 01 &&
opcode == 111)
                          FMOV < Vd > .D[1], < Xn >
Double-precision to 64-bit (sf == 1 && ftype == 01 && rmode == 00 &&
opcode == 110)
                          FMOV < Xd > , < Dn >
Top half of 128-bit to 64-bit (sf == 1 && ftype == 10 && rmode == 01 &&
opcode == 110)
                          FMOV < Xd > , < Vn > .D[1]
             if ftype == '10' && opcode<2:1>:rmode != '11 01' then UNDEFINED;
             if ftype == '11' && !IsFeatureImplemented(FEAT_FP16) then UNDEFINED;
             integer d = <u>UInt</u>(Rd);
             integer n = UInt(Rn);
             constant integer intsize = 32 << UInt(sf);</pre>
             constant integer decode fltsize = if ftype == '10' then 64 else (8 << U)
             FPConvOp op;
             FPRounding rounding;
             boolean unsigned;
             integer part;
             case opcode<2:1>:rmode of
                                                                                        // FCVT[NPMZ][US]
                             when '00 xx'
                                             rounding = FPDecodeRounding(rmode);
                                             unsigned = (opcode<0> == '1');
                             op = \underline{FPConvOp} \underline{CVT} \underline{FtoI}; when '01 00' // [US]CVTF
                                             rounding = FPRoundingMode (FPCR[]);
                                             unsigned = (opcode<0> == '1');
                                             op = <u>FPConvOp_CVT_ItoF</u>;
                             when '10 00' // FCVTA[US]
                                             rounding = FPRounding_TIEAWAY;
                                             unsigned = (opcode<0> == '1');
                             op = FPConvOp CVT FtoI;
when '11 00' // FMOV
                                             if decode_fltsize != 16 && decode_fltsize != intsize then UNDEFIN
                                             op = if opcode<0> == '1' then <a href="FPConvOp_MOV_ItoF">FPConvOp_MOV_ItoF</a> else <a href="FPConvOp_MOV_ItoF">FPConvOp
                                            part = 0;
                             when '11 01'
                                                                                            // FMOV D[1]
                                             if intsize != 64 | ftype != '10' then UNDEFINED;
                                             op = if opcode<0> == '1' then <a href="mailto:FPConvOp_MOV_ItoF">FPConvOp_MOV_ItoF</a> else <a href="mailto:FPConvOp_MOV_Ito
                                             part = 1;
                             when '11 11'
                                                                                             // FJCVTZS
```

```
if !IsFeatureImplemented(FEAT_JSCVT) then UNDEFINED;
rounding = FPRounding_ZERO;
unsigned = (opcode<0> == '1');
op = FPConvOp_CVT_FtoI_JS;
otherwise
UNDEFINED;
```

## **Assembler Symbols**

<dd></dd>	Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<hd></hd>	Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<sd></sd>	Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<wn></wn>	Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
<vd></vd>	Is the name of the SIMD&FP destination register, encoded in the "Rd" field.
<xn></xn>	Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
<wd></wd>	Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
<sn></sn>	Is the 32-bit name of the SIMD&FP source register, encoded in the "Rn" field.
<xd></xd>	Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
<vn></vn>	Is the name of the SIMD&FP source register, encoded in the "Rn" field.
<hn></hn>	Is the 16-bit name of the SIMD&FP source register, encoded in the "Rn" field.
<dn></dn>	Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.

## **Operation**

```
case op of
    when FPConvOp_CVT_FtoI
         fltval = \underline{V}[n, fltsize];
         intval = FPToFixed (fltval, 0, unsigned, fpcr, rounding, intsize)
         X[d, intsize] = intval;
    when FPConvOp CVT ItoF
         intval = X[n, intsize];
         fltval = if merge then V[d, fltsize] else Zeros(fltsize);
         Elem[fltval, 0, decode_fltsize] = FixedToFP(intval, 0, unsigned,
         \overline{V}[d, fltsize] = fltval;
    when <a href="mailto:FPConvOp_MOV_FtoI">FPConvOp_MOV_FtoI</a>
         fltval = Vpart[n, part, fltsize];
         intval = ZeroExtend(fltval, intsize);
         X[d, intsize] = intval;
    when <a href="mailto:FPConvOp_MOV_ItoF">FPConvOp_MOV_ItoF</a>
         intval = X[n, intsize];
         fltval = intval<fltsize-1:0>;
         Vpart[d, part, fltsize] = fltval;
    when FPConvOp CVT FtoI JS
         bit z;
         fltval = V[n, fltsize];
          (intval, z) = FPToFixedJS (fltval, fpcr, TRUE, intsize);
         PSTATE. \langle N, Z, C, V \rangle = '0':z:'00';
         X[d, intsize] = intval;
```

## **Operational information**

If FEAT\_SME is implemented and the PE is in Streaming SVE mode, then any subsequent instruction which is dependent on the general-purpose register written by this instruction might be significantly delayed.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu