<u>k by</u>	<u>Sh</u>
ding	<u>Pseuc</u>

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

## ST2Q (scalar plus immediate)

Contiguous store two-quadword structures from two vectors (immediate index)

Contiguous store two-quadword structures, each from the same element number in two vector registers to the memory address generated by a 64-bit scalar base and an immediate index which is a multiple of 2 in the range -16 to 14 that is multiplied by the vector's in-memory size, irrespective of predication,

Each predicate element applies to the same element number in each of the two vector registers, or equivalently to the two consecutive quadwords in memory which make up each structure. Inactive structures are not written to memory.

# SVE2 (FEAT SVE2p1)

3130292827262524	23	22	2120	19181716	15 14 13	121110	98765	4 3 2 1 0
1 1 1 0 0 1 0 0	0	1	0 0	imm4	0 0 0	Pg	Rn	Zt
num<1>num<0>								

# ST2Q { <Zt1>.Q, <Zt2>.Q }, <Pg>, [<Xn | SP>{, #<imm>, MUL VL}]

```
if !HaveSVE2p1() && !HaveSME2p1() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer g = UInt(Pg);
constant integer esize = 128;
integer offset = SInt(imm4);
constant integer nreg = 2;
```

#### **Assembler Symbols**

<zt1></zt1>	Is the name of the first scalable vector register to be transferred, encoded in the "Zt" field.
<zt2></zt2>	Is the name of the second scalable vector register to be transferred, encoded as "Zt" plus 1 modulo 32.
<pg></pg>	Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<imm></imm>	Is the optional signed immediate vector offset, a multiple of 2 in the range -16 to 14, defaulting to 0, encoded in the "imm4" field.

### **Operation**

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(64) base;
bits(PL) mask = P[g, PL];
constant integer mbytes = esize DIV 8;
array [0..1] of bits(VL) values;
boolean contiguous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = n != 31;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescSVE</u> (<u>MemOp_STORE</u>, nontemporal, o
if !<u>AnyActiveElement</u>(mask, esize) then
    if n == 31 && ConstrainUnpredictableBool (Unpredictable CHECKSPNONEA
        CheckSPAlignment();
else
    if n == 31 then CheckSPAlignment();
    base = if n == 31 then SP[] else X[n, 64];
for r = 0 to nreg-1
    values[r] = \mathbb{Z}[(t+r) \text{ MOD } 32, \text{ VL}];
for e = 0 to elements-1
    for r = 0 to nreq-1
         if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
             integer eoff = (offset * elements * nreg) + (e * nreg) + r;
             bits(64) addr = base + eoff * mbytes;
             Mem[addr, mbytes, accdesc] = Elem[values[r], e, esize];
```

#### **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
Instructions	Instructions	Instructions	Instructions	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

<u>Sh</u> Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.