# PMMIR\_EL1, Performance Monitors Machine Identification Register

The PMMIR EL1 characteristics are:

## **Purpose**

Describes Performance Monitors parameters specific to the implementation to software.

## **Configuration**

This register is present only when FEAT\_PMUv3p4 is implemented. Otherwise, direct accesses to PMMIR EL1 are undefined.

#### **Attributes**

PMMIR EL1 is a 64-bit register.

## Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RES0								
RES0	EDGE	THWIDTH BUS_WIDTH	BUS_SLOTS	SLOTS				
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								

#### Bits [63:28]

Reserved, res0.

#### **EDGE, bits [27:24]**

PMU event edge detection. Indicates implementation of the FEAT\_PMUv3\_EDGE feature.

<b>EDGE</b>	Meaning
000000	FEAT_PMUv3_EDGE is not
	implemented.
0b0001	FEAT PMUv3 EDGE is
	implemented.

All other values are reserved.

This field has an implementation defined value.

Access to this field is **RO**.

#### **THWIDTH, bits [23:20]**

<u>PMEVTYPER<n>\_ELO</u>.TH width. Indicates implementation of the FEAT\_PMUv3\_TH feature, and, if implemented, the size of the <u>PMEVTYPER<n>\_ELO</u>.TH field.

THWIDTH	Meaning
0b0000	FEAT PMUv3 TH is not
	implemented.
0b0001	1 bit.
	<pre>PMEVTYPER<n>_EL0.TH[11:1] are</n></pre>
	res0.
0b0010	2 bits.
	PMEVTYPER <n>_EL0.TH[11:2] are</n>
	res0.
0b0011	3 bits.
	PMEVTYPER <n>_EL0.TH[11:3] are</n>
	res0.
0b0100	4 bits.
	PMEVTYPER <n>_EL0.TH[11:4] are</n>
01.04.04	res0.
0b0101	5 bits.
	<pre>PMEVTYPER<n>_EL0.TH[11:5] are res0.</n></pre>
0b0110	6 bits.
011000	PMEVTYPER <n> EL0.TH[11:6] are</n>
	res0.
0b0111	7 bits.
000111	PMEVTYPER <n> EL0.TH[11:7] are</n>
	res0.
0b1000	8 bits.
	PMEVTYPER <n> EL0.TH[11:8] are</n>
	res0.
0b1001	9 bits.
	PMEVTYPER <n> EL0.TH[11:9] are</n>
	res0.
0b1010	10 bits.
	PMEVTYPER <n>_EL0.TH[11:10] are</n>
	res0.
0b1011	11 bits.
	PMEVTYPER <n>_EL0.TH[11] is</n>
	res0.
0b1100	12 bits.

All other values are reserved.

If FEAT\_PMUv3\_TH is not implemented, this field is zero.

Otherwise, the largest value that can be written to PMEVTYPER<n> EL0.TH is 2<sup>(PMMIR\_EL1.THWIDTH)</sup> minus one.

This field has an implementation defined value.

Access to this field is **RO**.

#### **BUS\_WIDTH, bits [19:16]**

Bus width. Indicates the number of bytes each BUS\_ACCESS event relates to. Encoded as Log<sub>2</sub>(number of bytes), plus one.

BUS_WIDTH	Meaning
0b0000	The information is not
	available.
0b0011	Four bytes.
0b0100	8 bytes.
0b0101	16 bytes.
0b0110	32 bytes.
0b0111	64 bytes.
0b1000	128 bytes.
0b1001	256 bytes.
0b1010	512 bytes.
0b1011	1024 bytes.
0b1100	2048 bytes.

All other values are reserved.

Each transfer is up to this number of bytes. An access might be smaller than the bus width.

When this field is nonzero, each access counted by BUS\_ACCESS is at most BUS\_WIDTH bytes. An implementation might treat a wide bus as multiple narrower buses, such that a wide access on the bus increments the BUS ACCESS counter by more than one.

This field has an implementation defined value.

Access to this field is **RO**.

#### BUS SLOTS, bits [15:8]

Bus count. The largest value by which the BUS\_ACCESS event might increment in a single BUS\_CYCLES cycle.

When this field is nonzero, the largest value by which the BUS\_ACCESS event might increment in a single BUS\_CYCLES cycle is BUS\_SLOTS.

If the bus count information is not available, this field will read as zero.

This field has an implementation defined value.

Access to this field is **RO**.

#### SLOTS, bits [7:0]

Operation width. The largest value by which the STALL\_SLOT event might increment in a single cycle. If the STALL\_SLOT event is not implemented, this field might read as zero.

This field has an implementation defined value.

Access to this field is **RO**.

## **Accessing PMMIR EL1**

Accesses to this register use the following encodings in the System register encoding space:

## MRS <Xt>, PMMIR\_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1110	0b110

```
if PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
   if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGRTR_EL2.PMMIR_EL1 ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = PMMIR\_EL1;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.