# RCWSSETP, RCWSSETPA, RCWSSETPL, RCWSSETPAL

Read Check Write Software atomic bit Set on quadword in memory atomically loads a 128-bit quadword from memory, performs a bitwise OR with the value held in a pair of registers on it, and conditionally stores the result back to memory. Storing of the result back to memory is conditional on RCW Checks and RCWS Checks. The value initially loaded from memory is returned in the same pair of registers. This instruction updates the condition flags based on the result of the update of memory.

- RCWSSETPA and RCWSSETPAL load from memory with acquire semantics.
- RCWSSETPL and RCWSSETPAL store to memory with release semantics.
- RCWSSETP has neither acquire nor release semantics.

```
Integer (FEAT_D128 && FEAT_THE)
```

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 0 1 1 0 0 1 A R 1 Rt2 1 0 1 1 0 0 Rn Rt

S 03 opc
```

```
RCWSSETP (A == 0 \&\& R == 0)
```

```
RCWSSETP <Xt1>, <Xt2>, [<Xn|SP>]
```

### RCWSSETPA (A == 1 && R == 0)

```
RCWSSETPA <Xt1>, <Xt2>, [<Xn SP>]
```

#### RCWSSETPAL (A == 1 && R == 1)

```
RCWSSETPAL <Xt1>, <Xt2>, [<Xn|SP>]
```

#### RCWSSETPL (A == 0 && R == 1)

boolean acquire = A == '1';
boolean release = R == '1';

```
RCWSSETPL <Xt1>, <Xt2>, [<Xn | SP>]

if !IsFeatureImplemented(FEAT_D128) | !IsFeatureImplemented(FEAT_THE)
if Rt == '11111' then UNDEFINED;
if Rt2 == '11111' then UNDEFINED;
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
integer n = UInt(Rn);
```

## **Assembler Symbols**

<x11></x11>	Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.
<xt2></xt2>	Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or

stack pointer, encoded in the "Rn" field.

### **Operation**

~V+1 ~

```
if !IsD128Enabled(PSTATE.EL) then UNDEFINED;
bits(64) address;
bits(64) value1;
bits(64) value2;
bits(128) newdata;
bits(128) readdata;
bits(4) nzcv;
AccessDescriptor accdesc = CreateAccDescRCW (MemAtomicOp_ORR, TRUE, acqu
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
value1 = X[t, 64];
value2 = X[t2, 64];
newdata = if <a href="BigEndian">BigEndian</a> (accdesc.acctype) then value1: value2 else value2:
bits(128) compdata = bits(128) UNKNOWN;
                                              // Irrelevant when not execu
(nzcv, readdata) = MemAtomicRCW (address, compdata, newdata, accdesc);
PSTATE.\langle N, Z, C, V \rangle = nzcv;
if rt_unknown then
    readdata = bits(128) UNKNOWN;
if BigEndian (accdesc.acctype) then
    X[t, 64] = readdata<127:64>;
    X[t2, 64] = readdata<63:0>;
else
    X[t, 64] = readdata < 63:0>;
    X[t2, 64] = readdata<127:64>;
```

### **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Sh Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.