AArch64 Instructions Index by Encoding

External Registers

# ICC\_IGRPEN1\_EL3, Interrupt Controller Interrupt Group 1 Enable register (EL3)

The ICC IGRPEN1 EL3 characteristics are:

# **Purpose**

Controls whether Group 1 interrupts are enabled or not.

## **Configuration**

This register is present only when FEAT\_GICv3 is implemented and EL3 is implemented. Otherwise, direct accesses to ICC\_IGRPEN1\_EL3 are undefined.

### **Attributes**

ICC IGRPEN1 EL3 is a 64-bit register.

# Field descriptions

636261605958575655545352515049484746454443424140393837363534 33 32

RES0 EnableGrp1S EnableGrp1NS

31302928272625242322212019181716151413121110 9 8 7 6 5 4 3 2

Bits [63:2]

Reserved, res0.

#### EnableGrp1S, bit [1]

Enables Group 1 interrupts for the Secure state.

EnableGrp1S	Meaning
0b0	Secure Group 1
	interrupts are disabled.
0b1	Secure Group 1
	interrupts are enabled.

The Secure ICC\_IGRPEN1\_EL1. Enable bit is a read/write alias of the ICC IGRPEN1 EL3. EnableGrp1S bit.

If the highest priority pending interrupt for that PE is a Group 1 interrupt using 1 of N model, then the interrupt will target another PE as a result of the Enable bit changing from 1 to 0.

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

#### EnableGrp1NS, bit [0]

Enables Group 1 interrupts for the Non-secure state.

EnableGrp1NS	Meaning
0b0	Non-secure Group 1
	interrupts are
	disabled.
0b1	Non-secure Group 1
	interrupts are enabled.

The Non-secure <a href="ICC\_IGRPEN1\_EL1">ICC\_IGRPEN1\_EL1</a>. Enable bit is a read/write alias of the ICC\_IGRPEN1\_EL3. EnableGrp1NS bit.

If the highest priority pending interrupt for that PE is a Group 1 interrupt using 1 of N model, then the interrupt will target another PE as a result of the Enable bit changing from 1 to 0.

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

## **Accessing ICC IGRPEN1 EL3**

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, ICC IGRPEN1 EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b1100	0b111

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
```

```
else
  X[t, 64] = ICC_IGRPEN1_EL3;
```

# MSR ICC\_IGRPEN1\_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1100	0b1100	0b111

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
else
    ICC_IGRPEN1_EL3 = X[t, 64];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.