

## GICV\_ABPR, Virtual Machine Aliased Binary Point Register

The GICV\_ABPR characteristics are:

### Purpose

Defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines Group 1 interrupt preemption.

This register corresponds to [GICC\\_ABPR](#) in the physical CPU interface.

### Note

[GICH\\_LR<n>](#).Group determines whether a virtual interrupt is Group 0 or Group 1.

### Configuration

This register is present only when FEAT\_GICv3\_LEGACY is implemented and EL2 is implemented. Otherwise, direct accesses to GICV\_ABPR are res0.

This register is available when the GIC implementation supports interrupt virtualization.

### Attributes

GICV\_ABPR is a 32-bit register.

### Field descriptions

|      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |              |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|--------------|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31   | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14           | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RES0 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | Binary Point |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

### Bits [31:3]

Reserved, res0.

## Binary\_Point, bits [2:0]

Controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field.

For information about how this field determines the interrupt priority bits assigned to the group priority field, see 'Priority grouping' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

The Binary\_Point field of this register is aliased to [GICH\\_VMCR.VBPR1](#).

## Accessing GICV\_ABPR

This register is used only when System register access is not enabled. When System register access is enabled:

- For AArch32 implementations, [ICC\\_BPR1](#) provides equivalent functionality.
- For AArch64 implementations, [ICC\\_BPR1\\_EL1](#) provides equivalent functionality.

The value contained in this register is one greater than the actual applied binary point value, as described in 'Priority grouping' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

This register is used for Group 1 interrupts when [GICV\\_CTLR.CBPR](#) == 0. [GICV\\_BPR](#) provides equivalent functionality for Group 0 interrupts, and for Group 1 interrupts when [GICV\\_CTLR.CBPR](#) == 1.

**GICV\_ABPR can be accessed through the memory-mapped interfaces:**

| Component                 | Offset | Instance  |
|---------------------------|--------|-----------|
| GIC Virtual CPU interface | 0x001C | GICV_ABPR |

This interface is accessible as follows:

- When GICD\_CTLR.DS == 0, accesses to this register are **RW**.
  - When an access is Secure, accesses to this register are **RW**.
  - When an access is Non-secure, accesses to this register are **RW**.
-

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.