AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

CTILSR, CTI Lock Status Register

The CTILSR characteristics are:

Purpose

Indicates the current status of the Software Lock for CTI registers.

The optional Software Lock provides a lock to prevent memory-mapped writes to the Cross-Trigger Interface registers. Use of this lock mechanism reduces the risk of accidental damage to the contents of the Cross-Trigger Interface registers. It does not, and cannot, prevent all accidental or malicious damage.

Configuration

CTILSR is in the Debug power domain.

If FEAT_Debugv8p4 is implemented, the Software Lock is not implemented.

Software uses <u>CTILAR</u> to set or clear the lock, and CTILSR to check the current status of the lock.

Attributes

CTILSR is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESO nT5L SL

Bits [31:3]

Reserved, res0.

nTT, bit [2]

Not thirty-two bit access required. RAZ.

SLK, bit [1]

When Software Lock is implemented:

Software Lock status for this component. For an access to LSR that is not a memory-mapped access, or when the Software Lock is not implemented, this field is res0.

For memory-mapped accesses when the Software Lock is implemented, possible values of this field are:

SLK	Meaning	
0b0	Lock clear. Writes are permitted to	
	this component's registers.	
0b1	Lock set. Writes to this	
	component's registers are	
	ignored, and reads have no side	
	effects.	

The reset behavior of this field is:

• On an External debug reset, this field resets to 1.

Otherwise:

Reserved, RAZ.

SLI, bit [0]

Software Lock implemented. For an access to LSR that is not a memory-mapped access, this field is RAZ. For memory-mapped accesses, the value of this field is implementation defined. Permitted values are:

SLI	Meaning	
0d0	Software Lock not implemented or	
	not memory-mapped access.	
0b1	Software Lock implemented and	
	memory-mapped access.	

Accessing CTILSR

CTILSR can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
CTI	0xFB4	CTILSR

Accesses on this interface are **RO**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.