AArch64
Instructions

Index by Encoding

External Registers

# MPAMCFG\_CASSOC, MPAM Cache Maximum Associativity Partition Configuration Register

The MPAMCFG CASSOC characteristics are:

#### **Purpose**

The MPAMCFG\_CASSOC is a 32-bit read/write register that controls the maximum fraction of the cache associativity that the PARTID selected by MPAMCFG\_PART\_SEL is permitted to allocate.

MPAMCFG\_CASSOC\_s controls the cache maximum associativity for the Secure PARTID selected by the Secure instance of <a href="MPAMCFG\_PART\_SEL">MPAMCFG\_PART\_SEL</a>. MPAMCFG\_CASSOC\_ns controls the cache maximum associativity for the Non-secure PARTID selected by the Non-secure instance of <a href="MPAMCFG\_PART\_SEL">MPAMCFG\_CASSOC\_rl</a> controls the cache maximum associativity for the Realm PARTID selected by the Realm instance of <a href="MPAMCFG\_PART\_SEL">MPAMCFG\_CASSOC\_rt</a> controls the cache maximum associativity for the Root PARTID selected by the Root instance of <a href="MPAMCFG\_PART\_SEL">MPAMCFG\_CASSOC\_rt</a>

If <u>MPAMF\_IDR</u>.HAS\_RIS is 1, the control settings accessed are those of the resource instance currently selected by <u>MPAMCFG\_PART\_SEL</u>.RIS and the PARTID selected by <u>MPAMCFG\_PART\_SEL</u>.PARTID\_SEL.

### **Configuration**

This register is present only when MPAMF\_IDR.HAS\_CCAP\_PART == 1, (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented) and MPAMF\_CCAP\_IDR.HAS\_CASSOC == 1. Otherwise, direct accesses to MPAMCFG CASSOC are res0.

#### **Attributes**

MPAMCFG\_CASSOC is a 32-bit register.

## Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RES0	CASSOC

#### Bits [31:16]

Reserved, res0.

#### **CASSOC, bits [15:0]**

Maximum cache associativity usage in fixed-point fraction format by the partition selected by <u>MPAMCFG\_PART\_SEL</u>. The fraction represents the portion of the cache associativity that the PARTID is permitted to allocate. CASSOC controls the fraction of associativity in each associativity grouping of the cache. In a set associative cache, CASSOC applies to the fraction of the ways in each set.

The implemented width of the fixed-point fraction is given in <a href="MPAMF\_CCAP\_IDR">MPAMF\_CCAP\_IDR</a>. CASSOC\_WD. Unimplemented bits within the field are RAZ/WI. The implemented bits of the CASSOC field are always the most significant bits of the field.

The fixed-point fraction CASSOC is less than 1. The implied binary point is between bits 15 and 16. This representation has as the largest fraction of the cache that can be represented in an implementation with w implemented bits is 1.0 minus one half to the power w.

## Accessing MPAMCFG\_CASSOC

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MPAMCFG\_CASSOC\_s must only be accessible from the Secure MPAM feature page.
- MPAMCFG\_CASSOC\_ns must only be accessible from the Nonsecure MPAM feature page.
- MPAMCFG\_CASSOC\_rt must only be accessible from the Root MPAM feature page.
- MPAMCFG\_CASSOC\_rl must only be accessible from the Realm MPAM feature page.

MPAMCFG\_CASSOC\_s, MPAMCFG\_CASSOC\_ns, MPAMCFG\_CASSOC\_rt, and MPAMCFG\_CASSOC\_rl must be separate registers:

- The Secure instance (MPAMCFG\_CASSOC\_s) accesses the cache maximum associativity partitioning used for Secure PARTIDs.
- The Non-secure instance (MPAMCFG\_CASSOC\_ns) accesses the cache maximum associativity partitioning used for Non-secure PARTIDs.
- The Root instance (MPAMCFG\_CASSOC\_rt) accesses the cache maximum associativity partitioning used for Root PARTIDs.
- The Realm instance (MPAMCFG\_CASSOC\_rl) accesses the cache maximum associativity partitioning used for Realm PARTIDs.

When RIS is implemented, loads and stores to MPAMCFG\_CASSOC access the cache maximum associativity partitioning configuration settings for the cache resource instance selected by

MPAMCFG\_PART\_SEL.RIS and the PARTID selected by MPAMCFG\_PART\_SEL.PARTID\_SEL.

When RIS is not implemented, loads and stores to MPAMCFG\_CASSOC access the cache maximum associativity partitioning configuration settings for the PARTID selected by <a href="MPAMCFG\_PART\_SEL">MPAMCFG\_PART\_SEL</a>.PARTID\_SEL.

When PARTID narrowing is implemented, loads and stores to MPAMCFG\_CASSOC access the cache maximum associativity partitioning configuration settings for the internal PARTID selected by MPAMCFG\_PART\_SEL.PARTID\_SEL, and MPAMCFG\_PART\_SEL.INTERNAL must be 1.

When PARTID narrowing is not implemented, loads and stores to MPAMCFG\_CASSOC access the cache maximum associativity partitioning configuration settings for the request PARTID selected by MPAMCFG\_PART\_SEL.PARTID\_SEL, and MPAMCFG\_PART\_SEL.INTERNAL must be 0.

## MPAMCFG\_CASSOC can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x0118	MPAMCFG_CASSOC_s

Accesses on this interface are RW.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x0118	MPAMCFG_CASSOC_ns

Accesses on this interface are RW.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x0118	MPAMCFG_CASSOC_rt

When FEAT RME is implemented, accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x0118	MPAMCFG_CASSOC_rl

When FEAT\_RME is implemented, accesses on this interface are **RW**.

AArch32 AArch64 AArch32 AArch64 Index by External Registers Registers Instructions Instructions Encoding Registers

	28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d9	
С	opyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. Th document is Non-Confidentia	is
	document is ivon-confidentic	11.