Index by

Encoding

SIMD&FP Instructions

SVE Instructions SME Instructions

FDOT (multiple and single vector)

Base

Instructions

Multi-vector half-precision floating-point dot-product by vector

The instruction computes the fused sum-of-products of a pair of half-precision floating-point values held in the corresponding 32-bit elements of the two or four first source vectors and the second source vector, without intermediate rounding. The single-precision sum-of-products results are destructively added to the corresponding single-precision elements of the ZA single-vector groups. The vector numbers forming the single-vector group within each half of or each quarter of the ZA array are selected by the sum of the vector select register and immediate offset, modulo half or quarter the number of ZA array vectors.

The vector group symbol, VGx2 or VGx4, indicates that the ZA operand consists of two or four ZA single-vector groups respectively. The vector group symbol is preferred for disassembly, but optional in assembler source code.

This instruction follows SME ZA-targeting floating-point behaviors. This instruction is unpredicated.

It has encodings from 2 classes: $\underline{\text{Two ZA single-vectors}}$ and $\underline{\text{Four ZA single-vectors}}$ vectors

Two ZA single-vectors (FEAT SME2)

```
if !HaveSME2() then UNDEFINED;
integer v = UInt('010':Rv);
integer n = UInt(Zn);
integer m = UInt('0':Zm);
integer offset = UInt(off3);
constant integer nreg = 2;
```

Four ZA single-vectors (FEAT SME2)

```
FDOT ZA.S[<Wv>, <offs>{, VGx4}], { <Zn1>.H-<math><Zn4>.H }, <Zm>.H
```

```
if !HaveSME2() then UNDEFINED;
integer v = UInt('010':Rv);
integer n = UInt(Zn);
integer m = UInt('0':Zm);
```

```
integer offset = UInt(off3);
constant integer nreg = 4;
```

Assembler Symbols

<wv></wv>	Is the 32-bit name of the vector select register W8-W11, encoded in the "Rv" field.
<offs></offs>	Is the vector select offset, in the range 0 to 7, encoded in the "off3" field.
<zn1></zn1>	Is the name of the first scalable vector register of a multivector sequence, encoded as "Zn".
<zn4></zn4>	Is the name of the fourth scalable vector register of a multivector sequence, encoded as "Zn" plus 3 modulo 32.
<zn2></zn2>	Is the name of the second scalable vector register of a multi-vector sequence, encoded as "Zn" plus 1 modulo 32.
<zm></zm>	Is the name of the second source scalable vector register Z0-Z15, encoded in the "Zm" field.

Operation

```
CheckStreamingSVEAndZAEnabled();
constant integer VL = <u>CurrentVL;</u>
constant integer elements = VL DIV 32;
integer vectors = VL DIV 8;
integer vstride = vectors DIV nreg;
bits (32) vbase = X[v, 32];
integer vec = (<u>UInt</u>(vbase) + offset) MOD vstride;
bits(VL) result;
for r = 0 to nreq-1
    bits(VL) operand1 = \mathbb{Z}[(n+r) \text{ MOD } 32, \text{ VL}];
    bits(VL) operand2 = \( \overline{Z}[m, VL]; \)
bits(VL) operand3 = \( \overline{ZAvector}[vec, VL]; \)
     for e = 0 to elements-1
         bits(16) elt1_a = \underline{Elem}[operand1, 2 * e + 0, 16];
         bits(16) elt1_b = \underline{\text{Elem}}[operand1, 2 * e + 1, 16];
         bits(16) elt2_a = \underline{Elem}[operand2, 2 * e + 0, 16];
         bits(16) elt2_b = Elem[operand2, 2 * e + 1, 16];
         bits (32) sum = \underline{\text{Elem}} [operand3, e, 32];
          sum = FPDotAdd_ZA(sum, elt1_a, elt1_b, elt2_a, elt2_b, FPCR[]);
         Elem[result, e, 32] = sum;
     ZAvector[vec, VL] = result;
     vec = vec + vstride;
```

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel; Build timestamp: 2023-09-18T17:56

Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.