<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Pseu

NOT (predicate)

Bitwise invert predicate

Bitwise invert each active element of the source predicate, and place the results in the corresponding elements of the destination predicate. Inactive elements in the destination predicate register are set to zero. Does not set the condition flags.

This is an alias of EOR (predicates). This means:

- The encodings in this description are named to match the encodings of EOR (predicates).
- The description of <u>EOR</u> (<u>predicates</u>) gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

NOT
$$\langle Pd \rangle$$
.B, $\langle Pg \rangle / Z$, $\langle Pn \rangle$.B

is equivalent to

EOR
$$\langle Pd \rangle$$
.B, $\langle Pq \rangle / Z$, $\langle Pn \rangle$.B, $\langle Pq \rangle$.B

and is the preferred disassembly when Pm == Pg.

Assembler Symbols

<pd></pd>	Is the name of the destination scalable predicate register,
	encoded in the "Pd" field.

encoded in the "Pg" field.

<Pn> Is the name of the first source scalable predicate register,

encoded in the "Pn" field.

Operation

The description of <u>EOR (predicates)</u> gives the operational pseudocode for this instruction.

Operational information

If FEAT_SVE2 is implemented or FEAT_SME is implemented, then if PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
 - The values of the NZCV flags.

 $Internal\ version\ only:\ is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu