# ID\_ISAR1\_EL1, AArch32 Instruction Set Attribute Register 1

The ID ISAR1 EL1 characteristics are:

# **Purpose**

Provides information about the instruction sets implemented by the PE in AArch32 state.

Must be interpreted with <u>ID\_ISAR0\_EL1</u>, <u>ID\_ISAR2\_EL1</u>, <u>ID\_ISAR3\_EL1</u>, <u>ID\_ISAR4\_EL1</u>, and <u>ID\_ISAR5\_EL1</u>.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

# **Configuration**

AArch64 System register ID\_ISAR1\_EL1 bits [31:0] are architecturally mapped to AArch32 System register ID\_ISAR1[31:0].

## **Attributes**

ID ISAR1 EL1 is a 64-bit register.

# **Field descriptions**

# When AArch32 is supported:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RES0					
Jazelle Interwork Immediate IfThen Extend Except_AR Except Endian					
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					

#### Bits [63:32]

Reserved, res0.

## Jazelle, bits [31:28]

Indicates the implemented Jazelle extension instructions. Defined values are:

Jazelle	Meaning
0000d0	No support for Jazelle.

0b0001	Adds the BXJ instruction and the J bit in the PSR. This setting might indicate a trivial
	implementation of the Jazelle
	extension.

In Armv8-A, the only permitted value is 0b0001.

# Interwork, bits [27:24]

Indicates the implemented Interworking instructions. Defined values are:

Interwork	Meaning
000000	None implemented.
0b0001	Adds the BX instruction, and the T bit in the PSR.
0b0010	As for 0b0001, and adds the
	BLX instruction. PC loads have BX-like behavior.
0b0011	As for 0b0010, and
	guarantees that data- processing instructions in the A32 instruction set with the PC as the destination and the S bit clear have BX- like behavior.

All other values are reserved.

In Armv8-A, the only permitted value is 0b0011.

# Immediate, bits [23:20]

Indicates the implemented data-processing instructions with long immediates. Defined values are:

Immediate	Meaning
0b0000	None implemented.

0b0001	Adds
()()()()()	Auus

- The MOVT instruction.
- The MOV instruction encodings with zeroextended 16-bit immediates.
- The T32 ADD and SUB instruction encodings with zeroextended 12-bit immediates, and the other ADD, ADR, and SUB encodings crossreferenced by the pseudocode for those encodings.

In Armv8-A, the only permitted value is 0b0001.

#### IfThen, bits [19:16]

Indicates the implemented If-Then instructions in the T32 instruction set. Defined values are:

IfThen	Meaning
0000d0	None implemented.
0b0001	Adds the IT instructions, and the IT bits in the PSRs.

All other values are reserved.

In Armv8-A, the only permitted value is 0b0001.

#### **Extend, bits [15:12]**

Indicates the implemented Extend instructions. Defined values are:

Extend	Meaning	
0b0000	No scalar sign-extend or zero-	
	extend instructions are	
	implemented, where scalar	
	instructions means non-	
	Advanced SIMD instructions.	
0b0001	Adds the SXTB, SXTH, UXTB, and UXTH instructions.	

0b0010	As for 0b0001, and adds the
	SXTB16, SXTAB, SXTAB16,
	SXTAH, UXTB16, UXTAB,
	UXTAB16, and UXTAH
	instructions.

In Armv8-A, the only permitted value is 0b0010.

#### Except\_AR, bits [11:8]

Indicates the implemented A and R-profile exception-handling instructions. Defined values are:

Except_AR	Meaning
000000	None implemented.
0b0001	Adds the SRS and RFE instructions, and the A and R-profile forms of the CPS instruction.

All other values are reserved.

In Armv8-A, the only permitted value is 0b0001.

## Except, bits [7:4]

Indicates the implemented exception-handling instructions in the A32 instruction set. Defined values are:

Except	Meaning	
0b0000	Not implemented. This	
	indicates that the User bank	
	and Exception return forms of	
	the LDM and STM instructions	
	are not implemented.	
0b0001	Adds the LDM (exception	
	return), LDM (user registers),	
	and STM (user registers)	
	instruction versions.	

All other values are reserved.

In Armv8-A, the only permitted value is 0b0001.

#### Endian, bits [3:0]

Indicates the implemented Endian instructions. Defined values are:

Endian	Meaning	

0b0000	None implemented.
0b0001	Adds the SETEND instruction,
	and the E bit in the PSRs.

In Armv8-A, the permitted values are 0b0000 and 0b0001.

#### Otherwise:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

	03 02 01 00 39 36 37 30 33 34 33 32 31 30 49 46 47 40 43 44 43 42 41 40 39 36 37 30 33 34 33 3							
	UNKNOWN							
	UNKNOWN							
•	21 20 20 29 27 26 25 24 22 22 21 20 10 10 17 16 15 14 12 12 11 10 0 9 7 6 5 4 2 2 1							
ı	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1							

Bits [63:0]

Reserved, unknown.

# **Accessing ID ISAR1 EL1**

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, ID\_ISAR1\_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0010	0b001

```
if PSTATE.EL == ELO then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_ISAR1_EL1;
elsif PSTATE.EL == EL2 then
   X[t, 64] = ID_ISAR1_EL1;
elsif PSTATE.EL == EL3 then
   X[t, 64] = ID_ISAR1_EL1;
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.