## CTIDEVAFFO, CTI Device Affinity register 0

The CTIDEVAFFO characteristics are:

#### **Purpose**

Copy of the low half of the PE <u>MPIDR\_EL1</u> register that allows a debugger to determine which PE in a multiprocessor system the CTI component relates to.

## **Configuration**

CTIDEVAFF0 is in the Debug power domain.

If the CTI is CTIv1, this register is optional. If the CTI is CTIv2, this register is mandatory.

Arm recommends that the CTI is CTIv2.

In an Armv8.5 compliant implementation, the CTI must be CTIv2.

If this register is implemented, then <a href="CTIDEVAFF1">CTIDEVAFF1</a> must also be implemented. If the CTI of a PE does not implement the CTI Device Affinity registers, the CTI block of the external debug memory map must be located 64KB above the debug registers in the external debug interface.

#### **Attributes**

CTIDEVAFF0 is a 32-bit register.

## Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

MPIDR\_EL1Io

### MPIDR EL1Io, bits [31:0]

<u>MPIDR\_EL1</u> low half. Read-only copy of the low half of <u>MPIDR\_EL1</u>, as seen from the highest implemented Exception level.

This field has an implementation defined value.

Access to this field is **RO**.

# **Accessing CTIDEVAFF0**

### CTIDEVAFFO can be accessed through the external debug interface:

Component Offset		Instance	
CTI	0xFA8	CTIDEVAFF0	

Accesses on this interface are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	<b>External</b>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.