SIMD&FP	SVE	SME	Index by	Sh
Instructions	Instructions	Instructions	Encoding	Pseu

## MOV (vector, predicated)

<u>Base</u> Instructions

Move vector elements (predicated)

Move elements from the source vector to the corresponding elements of the destination vector. Inactive elements in the destination vector register remain unmodified.

This is an alias of <u>SEL (vectors)</u>. This means:

- The encodings in this description are named to match the encodings of <u>SEL</u> (vectors).
- The description of <u>SEL (vectors)</u> gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

31 30 29 28 27 26 25 24	23 22 21 20 19 18 17	6 15 14 13 12 11 10	9 8 7 6 5	4 3 2 1 0
0 0 0 0 0 1 0 1	size 1 Zm	1 1 Pv	Zn	Zd

$$MOV < Zd > . < T > , < Pv > /M, < Zn > . < T >$$

is equivalent to

and is the preferred disassembly when Zd == Zm.

## **Assembler Symbols**

<Zd> Is the name of the destination scalable vector register, encoded in the "Zd" field.

<T> Is the size specifier, encoded in "size":

size	<t></t>	
0.0	В	
01	H	
10	S	
11	D	

<Pv> Is the name of the vector select predicate register, encoded in the "Pv" field.

<Zn> Is the name of the first source scalable vector register, encoded in the "Zn" field.

## **Operation**

The description of <u>SEL (vectors)</u> gives the operational pseudocode for this instruction.

## **Operational information**

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then if PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
  - The values of the NZCV flags.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu