ORR (vector, immediate)

Bitwise inclusive OR (vector, immediate). This instruction reads each vector element from the destination SIMD&FP register, performs a bitwise OR between each result and an immediate constant, places the result into a vector, and writes the vector to the destination SIMD&FP register.

Depending on the settings in the *CPACR_EL1*, *CPTR_EL2*, and *CPTR_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 a b c x x x 1 0 1 d e f g h Rd

op cmode
```

```
16-bit (cmode == 10x1)
```

```
ORR <Vd>.<T>, #<imm8>{, LSL #<amount>}
```

32-bit (cmode == 0xx1)

```
ORR <Vd>.<T>, #<imm8>{, LSL #<amount>}

integer rd = UInt(Rd);

constant integer datasize = 64 << UInt(Q);
bits(datasize) imm;
bits(64) imm64;

ImmediateOp operation;
case cmode:op of
   when '0xx00' operation = ImmediateOp MOVI;
   when '0xx10' operation = ImmediateOp ORR;
   when '10x00' operation = ImmediateOp MOVI;
   when '10x10' operation = ImmediateOp MOVI;
   when '10x10' operation = ImmediateOp ORR;
   when '110x0' operation = ImmediateOp MOVI;
   when '1110x' operation = ImmediateOp MOVI;
   when '11110' operation = ImmediateOp MOVI;
   when '11110' operation = ImmediateOp MOVI;
   imm64 = AdvSIMDExpandImm(op, cmode, a:b:c:d:e:f:g:h);
imm = Replicate(imm64, datasize DIV 64);</pre>
```

Assembler Symbols

<Vd>

Is the name of the SIMD&FP register, encoded in the "Rd" field.

For the 16-bit variant: is an arrangement specifier, encoded in "Q":

Q	<t></t>
0	4 H
1	8H

For the 32-bit variant: is an arrangement specifier, encoded in "Q":

Q	<t></t>
0	2S
1	4S

<100 <100 × 100 ×

Is an 8-bit immediate encoded in "a:b:c:d:e:f:g:h".

<amount>

For the 16-bit variant: is the shift amount encoded in "cmode<1>":

cmode<1>	<amount></amount>
0	0
1	8

defaulting to 0 if LSL is omitted.

For the 32-bit variant: is the shift amount encoded in "cmode<2:1>":

cmode<2:1>	<amount></amount>
00	0
01	8
10	16
11	24

defaulting to 0 if LSL is omitted.

Operation

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand;
bits(datasize) result;

case operation of
   when ImmediateOp MOVI
       result = imm;
   when ImmediateOp MVNI
       result = NOT(imm);
   when ImmediateOp ORR
       operand = V[rd, datasize];
       result = operand OR imm;
```

Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu