Index by	Sh
Encoding	Pseud

SIMD&FP Instructions SVE Instructions SME Instructions

SCVTF (scalar, integer)

<u>Base</u> Instructions

Signed integer Convert to Floating-point (scalar). This instruction converts the signed integer value in the general-purpose source register to a floating-point value using the rounding mode that is specified by the *FPCR*, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR_EL1*, *CPTR_EL2*, and *CPTR_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
32-bit to half-precision (sf == 0 && ftype == 11) (FEAT_FP16)
```

```
SCVTF <Hd>, <Wn>
```

32-bit to single-precision (sf == 0 && ftype == 00)

```
SCVTF <Sd>, <Wn>
```

32-bit to double-precision (sf == 0 && ftype == 01)

```
SCVTF <Dd>, <Wn>
```

64-bit to half-precision (sf == 1 && ftype == 11) (FEAT_FP16)

```
SCVTF <Hd>, <Xn>
```

64-bit to single-precision (sf == 1 && ftype == 00)

```
SCVTF <Sd>, <Xn>
```

64-bit to double-precision (sf == 1 && ftype == 01)

```
SCVTF <Dd>, <Xn>
if ftype == '10' then UNDEFINED;
if ftype == '11' && !IsFeatureImplemented(FEAT_FP16) then UNDEFINED;
```

```
integer d = UInt(Rd);
integer n = UInt(Rn);

constant integer intsize = 32 << UInt(sf);
constant integer decode_fltsize = if ftype == '10' then 64 else (8 << UI)
FPRounding rounding;

rounding = FPRoundingMode(FPCR[]);</pre>
```

Assembler Symbols

<dd></dd>	Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<hd></hd>	Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<sd></sd>	Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<xn></xn>	Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
<wn></wn>	Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

Operation

```
CheckFPEnabled64();

FPCRType fpcr = FPCR[];
constant boolean merge = IsMerging(fpcr);
constant integer fltsize = if merge then 128 else decode_fltsize;
bits(fltsize) fltval;
bits(intsize) intval;

intval = X[n, intsize];
fltval = if merge then V[d, fltsize] else Zeros(fltsize);
Elem[fltval, 0, decode_fltsize] = FixedToFP(intval, 0, FALSE, fpcr, round
V[d, fltsize] = fltval;
```

Sh

Pseu

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.