	Base Instructions	SIMD&FP Instructions	<u>SVE</u> <u>Instructions</u>	SME Instructions	Index by Encoding	<u>Sł</u> <u>Pseu</u>	
U	ВЕМ						
Unsigned Bitfield Move is usually accessed via one of its aliases, which are always preferred for disassembly. If <imms> is greater than or equal to <immr>, this copies a bitfield of (<imms>-<immr>+1) bits starting from bit position <immr> in the source register to the least significant bits of the destination register. If <imms> is less than <immr>, this copies a bitfield of (<imms>+1) bits from the least significant bits of the source register to bit position (regsize-<immr>) of the destination register, where regsize is the destination register size of 32 or 64 bits. In both cases the destination bits below and above the bitfield are set to zero. This instruction is used by the aliases LSL (immediate), LSR (immediate), UBFIZ, UBFX, UXTB, and UXTH.</immr></imms></immr></imms></immr></immr></imms></immr></imms>							
sf	0 1 0 0 1 1 opc	L O N immr	7 16 15 14 13 12 11 1 imms	0 9 8 7 6 5 4 3 Rn	2 1 0 Rd		
32	?-bit (sf == 0 &&	∝ N == 0)					
	UBFM <wd< td=""><td>>, <wn>, #<imr< td=""><td>mr>, #<imms></imms></td><td></td><td></td><td></td></imr<></wn></td></wd<>	>, <wn>, #<imr< td=""><td>mr>, #<imms></imms></td><td></td><td></td><td></td></imr<></wn>	mr>, # <imms></imms>				
64-bit (sf == 1 && N == 1)							
	UBFM <xd< td=""><td>>, <xn>, #<imr< td=""><td>mr>, #<imms></imms></td><td></td><td></td><td></td></imr<></xn></td></xd<>	>, <xn>, #<imr< td=""><td>mr>, #<imms></imms></td><td></td><td></td><td></td></imr<></xn>	mr>, # <imms></imms>				
	<pre>integer d = integer n = constant inf</pre>	<pre>UInt (Rn);</pre>	e = 32 << <u>UInt</u>	(sf);			
	<pre>integer r; bits(datasis bits(datasis</pre>						
			then UNDEFINED immr<5> !=	0; = '0' imms<5	5> != '0')	then UN	
	r = <u>UInt</u> (imm (wmask, tmas		t <u>Masks</u> (N, imms	s, immr, FALSE,	datasize)	;	
As	Assembler Symbols						
_	Md> T	- +b - 22 b:+	C+11	nurnoso dostinat			

Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field. <Wd>

<Wn> Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field. < Xd >Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field. <Xn> Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field. <immr> For the 32-bit variant: is the right rotate amount, in the range 0 to 31, encoded in the "immr" field. For the 64-bit variant: is the right rotate amount, in the range 0 to 63, encoded in the "immr" field. <imms> For the 32-bit variant: is the leftmost bit number to be moved from the source, in the range 0 to 31, encoded in the "imms" field. For the 64-bit variant: is the leftmost bit number to be moved from the source, in the range 0 to 63, encoded in the "imms" field.

Alias Conditions

Alias	Of variant	Is preferred when
LSL (immediate)	32-bit	imms != '011111' && imms + 1 == immr
LSL (immediate)	64-bit	imms != '111111' && imms + 1 == immr
LSR (immediate)	32-bit	imms == '011111'
LSR (immediate)	64-bit	imms == '111111'
<u>UBFIZ</u>		<pre>UInt(imms) < UInt(immr)</pre>
<u>UBFX</u>		<pre>BFXPreferred(sf, opc<1>, imms, immr)</pre>
<u>UXTB</u>		immr == '000000' && imms == '000111'
<u>UXTH</u>		immr == '000000' && imms == '001111'

Operation

```
bits(datasize) src = X[n, datasize];

// perform bitfield move on low bits
bits(datasize) bot = ROR(src, r) AND wmask;

// combine extension bits and result bits
X[d, datasize] = bot AND tmask;
```

Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu