AArch64
Instructions

Index by Encoding

External Registers

## GICD\_IGROUPR<n>, Interrupt Group Registers, n = 0 - 31

The GICD IGROUPR<n> characteristics are:

#### **Purpose**

Controls whether the corresponding interrupt is in Group 0 or Group 1.

#### **Configuration**

These registers are available in all GIC configurations. If GICD CTLR.DS==0, these registers are Secure.

The number of implemented GICD\_IGROUPR<n> registers is (GICD\_TYPER.ITLinesNumber+1). Registers are numbered from 0.

GICD\_IGROUPR0 is Banked for each connected PE with GICR\_TYPER.Processor\_Number < 8.

Accessing GICD\_IGROUPR0 from a PE with <a href="mailto:GICR\_TYPER">GICR\_TYPER</a>. Processor\_Number > 7 is constrained unpredictable:

- Register is RAZ/WI.
- An unknown banked copy of the register is accessed.

#### **Attributes**

GICD\_IGROUPR<n> is a 32-bit register.

#### Field descriptions

31 30 29 28 27

Group status bit31Group status bit30Group status bit29Group status bit28Group status bit27Gr

Group\_status\_bit<x>, bit [x], for x = 31 to 0

Group status bit.

Group\_status\_bit<x> Meaning

0b0	When
	$\underline{GICD\ CTLR}$ .DS==1, the
	corresponding interrupt is
	Group 0.
	When
	$\underline{GICD} \ \underline{CTLR}.DS = = 0$ , the
	corresponding interrupt is
	Secure.
0b1	When
	$\underline{GICD}$ CTLR.DS==1, the
	corresponding interrupt is
	Group 1.
	When
	GICD CTLR.DS= $=0$ , the
	corresponding interrupt is
	Non-secure Group 1.
	<b>-</b>

If affinity routing is enabled for the Security state of an interrupt, the bit that corresponds to the interrupt is concatenated with the equivalent bit in <a href="GICD\_IGRPMODR<n">GICD\_IGRPMODR<n</a> to form a 2-bit field that defines an interrupt group. The encoding of this field is described in <a href="GICD\_IGRPMODR<n">GICD\_IGRPMODR<n</a>.

If affinity routing is disabled for the Security state of an interrupt, then:

- The corresponding GICD IGRPMODR<n> bit is res0.
- For Secure interrupts, the interrupt is Secure Group 0.
- For Non-secure interrupts, the interrupt is Non-secure Group 1.

The reset behavior of this field is:

- On a GIC reset:
  - $\circ$  When n == 0, this field resets to an unknown value.
  - $\circ$  When n > 0, this field resets to 0.

For INTID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICD\_IGROUP<n> number, n, is given by n = m DIV 32.
- The offset of the required GICD IGROUP is (0x080 + (4\*n)).
- The bit number of the required group modifier bit in this register is m MOD 32.

### Accessing GICD\_IGROUPR<n>

For SGIs and PPIs:

• When ARE is 1 for the Security state of an interrupt, the field for that interrupt is res0 and an implementation is permitted to make the field RAZ/WI in this case.

• Equivalent functionality is provided by GICR IGROUPRO.

When <u>GICD\_CTLR</u>.DS==0, the register is RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

#### **Note**

Accesses to GICD\_IGROUPRO when affinity routing is not enabled for a Security state access the same state as GICR\_IGROUPRO, and must update Redistributor state associated with the PE performing the accesses. Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than one time. The effect of the change must be visible in finite time.

# GICD\_IGROUPR<n> can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Distributor	Dist_base	0x0080 + (4 *	GICD_IGROUPR <n></n>
		n)	

Accesses on this interface are **RW**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.