

## EDCIDR0, External Debug Component Identification Register 0

The EDCIDR0 characteristics are:

### Purpose

Provides information to identify an external debug component.

For more information, see 'About the Component Identification scheme'.

### Configuration

When FEAT\_DoPD is implemented, EDCIDR0 is in the Core power domain. Otherwise, EDCIDR0 is in the Debug power domain.

Implementation of this register is optional.

This register is required for CoreSight compliance.

### Attributes

EDCIDR0 is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0																PRMBL 0															

#### Bits [31:8]

Reserved, res0.

#### PRMBL\_0, bits [7:0]

Preamble.

Reads as 0x0D.

Access to this field is **RO**.

# Accessing EDCIDR0

EDCIDR0 can be accessed through the external debug interface:

Component	Offset	Instance
Debug	0xFF0	EDCIDR0

This interface is accessible as follows:

- When FEAT\_DoPD is not implemented or IsCorePowered(), accesses to this register are **RO**.
- Otherwise, accesses to this register generate an error response.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.