<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Pseu

### **FMADD**

Floating-point fused Multiply-Add (scalar). This instruction multiplies the values of the first two SIMD&FP source registers, adds the product to the value of the third SIMD&FP source register, and writes the result to the SIMD&FP destination register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 0 0 1 1 1 1 1 ftype 0 Rm 0 Ra Rn Rd

01 00
```

```
Half-precision (ftype == 11)
(FEAT_FP16)
```

```
FMADD <Hd>, <Hn>, <Hm>, <Ha>
```

# Single-precision (ftype == 00)

```
FMADD <Sd>, <Sn>, <Sm>, <Sa>
```

### Double-precision (ftype == 01)

```
FMADD <Dd>, <Dn>, <Dm>, <Da>

if ftype == '10' || (ftype == '11' && !IsFeatureImplemented(FEAT_FP16))

integer d = UInt(Rd);
integer a = UInt(Ra);
integer n = UInt(Rn);
integer m = UInt(Rm);
```

### **Assembler Symbols**

<Dd> Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

constant integer esize = 8 << UInt(ftype EOR '10');</pre>

Is the 64-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.

<dm></dm>	Is the 64-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.
<da></da>	Is the 64-bit name of the third SIMD&FP source register holding the addend, encoded in the "Ra" field.
<hd></hd>	Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<hn></hn>	Is the 16-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
<hm></hm>	Is the 16-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.
<ha></ha>	Is the 16-bit name of the third SIMD&FP source register holding the addend, encoded in the "Ra" field.
<sd></sd>	Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<sn></sn>	Is the 32-bit name of the first SIMD&FP source register holding the multiplicand, encoded in the "Rn" field.
<sm></sm>	Is the 32-bit name of the second SIMD&FP source register holding the multiplier, encoded in the "Rm" field.
<sa></sa>	Is the 32-bit name of the third SIMD&FP source register holding the addend, encoded in the "Ra" field.

## Operation

```
CheckFPEnabled64();
bits(esize) operanda = V[a, esize];
bits(esize) operand1 = V[n, esize];
bits(esize) operand2 = V[m, esize];

FPCRType fpcr = FPCR[];
boolean merge = IsMerging(fpcr);
bits(128) result = if merge then V[a, 128] else Zeros(128);

Elem[result, 0, esize] = FPMulAdd(operanda, operand1, operand2, fpcr);
V[d, 128] = result;
```

Base<br/>InstructionsSIMD&FP<br/>InstructionsSVE<br/>InstructionsSME<br/>InstructionsIndex by<br/>Encoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Sh

**Pseu** 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.