Index by	
Encoding	

Sh

Pseu

Base Instructions SIMD&FP Instructions <u>SVE</u> Instructions SME Instructions

# LDP (SIMD&FP)

Load Pair of SIMD&FP registers. This instruction loads a pair of SIMD&FP registers from memory. The address that is used for the load is calculated from a base register value and an optional immediate offset.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 3 classes: Post-index, Pre-index and Signed offset

#### **Post-index**

31 30	29	28	27	26	25	24	23	22	21 20 19 18 17 16 15	14 13 12 11 10	9	8	7	6	5	4	3	2	1	0
орс	1	0	1	1	0	0	1	1	imm7	Rt2			Rn					Rt		
								Τ												

## 32-bit (opc == 00)

```
LDP <St1>, <St2>, [<Xn | SP>], #<imm>

64-bit (opc == 01)

LDP <Dt1>, <Dt2>, [<Xn | SP>], #<imm>

128-bit (opc == 10)
```

```
LDP <Qt1>, <Qt2>, [<Xn|SP>], #<imm>
boolean wback = TRUE;
boolean postindex = TRUE;
```

#### **Pre-index**

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 

opc 1 0 1 1 0 1 1 1 imm7 Rt2 Rn Rt
```

### 32-bit (opc == 00)

```
LDP <St1>, <St2>, [<Xn | SP>, #<imm>]!
```

#### 64-bit (opc == 01)

```
LDP <Dt1>, <Dt2>, [<Xn | SP>, #<imm>]!
```

#### 128-bit (opc == 10)

```
LDP <Qt1>, <Qt2>, [<Xn | SP>, #<imm>]!

boolean wback = TRUE;
boolean postindex = FALSE;
```

## Signed offset

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 

opc 1 0 1 1 0 1 0 1 imm7 Rt2 Rn Rt
```

```
32-bit (opc == 00)
```

```
LDP <St1>, <St2>, [<Xn | SP>{, #<imm>}]

64-bit (opc == 01)

LDP <Dt1>, <Dt2>, [<Xn | SP>{, #<imm>}]

128-bit (opc == 10)

LDP <Qt1>, <Qt2>, [<Xn | SP>{, #<imm>}]
```

For information about the constrained unpredictable behavior of this instruction, see *Architectural Constraints on UNPREDICTABLE behaviors*, and particularly *LDP (SIMD&FP)*.

### **Assembler Symbols**

boolean wback = FALSE;
boolean postindex = FALSE;

<dt1></dt1>	Is the 64-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
<dt2></dt2>	Is the 64-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
<qt1></qt1>	Is the 128-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
<qt2></qt2>	Is the 128-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
<st1></st1>	Is the 32-bit name of the first SIMD&FP register to be transferred, encoded in the "Rt" field.
<st2></st2>	Is the 32-bit name of the second SIMD&FP register to be transferred, encoded in the "Rt2" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<imm>

For the 32-bit post-index and 32-bit pre-index variant: is the signed immediate byte offset, a multiple of 4 in the range -256 to 252, encoded in the "imm7" field as <imm>/4.

For the 32-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 4 in the range -256 to 252, defaulting to 0 and encoded in the "imm7" field as <imm>/4.

For the 64-bit post-index and 64-bit pre-index variant: is the signed immediate byte offset, a multiple of 8 in the range -512 to 504, encoded in the "imm7" field as <imm>/8.

For the 64-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 8 in the range -512 to 504, defaulting to 0 and encoded in the "imm7" field as <imm>/8.

For the 128-bit post-index and 128-bit pre-index variant: is the signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, encoded in the "imm7" field as <imm>/16.

For the 128-bit signed offset variant: is the optional signed immediate byte offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0 and encoded in the "imm7" field as <imm>/16.

#### **Shared Decode**

```
integer n = UInt(Rn);
integer t = <u>UInt</u>(Rt);
integer t2 = UInt(Rt2);
if opc == '11' then UNDEFINED;
integer scale = 2 + UInt(opc);
constant integer datasize = 8 << scale;</pre>
bits(64) offset = LSL(SignExtend(imm7, 64), scale);
boolean tagchecked = wback | n != 31;
boolean rt_unknown = FALSE;
if t == t2 then
   Constraint c = ConstrainUnpredictable (Unpredictable_LDPOVERLAP);
   assert c IN {Constraint UNKNOWN, Constraint UNDEF, Constraint NOP};
   case c of
       when Constraint_UNKNOWN rt_unknown = TRUE;
                                                  // result is UNKN
       when Constraint_UNDEF
UNDEFINED;
```

#### Operation

```
CheckFPEnabled64();
bits(64) address;
bits(datasize) data1;
bits(datasize) data2;
```

```
constant integer dbytes = datasize DIV 8;
AccessDescriptor accdesc = CreateAccDescASIMD (MemOp_LOAD, FALSE, tagche
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
if !postindex then
    address = address + offset;
data1 = Mem[address, dbytes, accdesc];
data2 = Mem[address+dbytes, dbytes, accdesc];
if rt_unknown then
    data1 = bits(datasize) UNKNOWN;
    data2 = bits(datasize) UNKNOWN;
V[t, datasize] = data1;
V[t2, datasize] = data2;
if wback then
    if postindex then
        address = address + offset;
    if n == 31 then
        SP[] = address;
    else
        X[n, 64] = address;
```

### **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

<u>Sh</u> Pseu