AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

TRCCIDCCTLR1, Context Identifier Comparator Control Register 1

The TRCCIDCCTLR1 characteristics are:

Purpose

Contains Context identifier mask values for the $\frac{TRCCIDCVR < n}{registers}$, for n = 4 to 7.

Configuration

AArch64 System register TRCCIDCCTLR1 bits [31:0] are architecturally mapped to External register TRCCIDCCTLR1[31:0].

This register is present only when FEAT_ETE is implemented, FEAT_TRC_SR is implemented, UInt(TRCIDR4.NUMCIDC) > 0x4 and UInt(TRCIDR2.CIDSIZE) > 0. Otherwise, direct accesses to TRCCIDCCTLR1 are undefined.

Attributes

TRCCIDCCTLR1 is a 64-bit register.

Field descriptions

63	62	61	60	59	58	57	56	55	54
COMP7[7]	COMP7[6]	COMP7[5]	COMP7[4]	COMP7[3]	COMP7[2]	COMP7[1]	COMP7[0]	COMP6[7	'] <mark>COMP6</mark> [

26

25

27

Bits [63:32]

Reserved, res0.

COMP7[<m>], bit [m+24], for m = 7 to 0 When UInt(TRCIDR4.NUMCIDC) > 7:

TRCCIDCVR7 mask control. Specifies the mask value that the trace unit applies to TRCCIDCVR7. Each bit in this field corresponds to a byte in TRCCIDCVR7.

COMP7[<m>]</m>	Meaning	

28

0d0	The trace unit includes TRCCIDCVR7[(m×8+7):(m×8)] when it
	performs the Context
	identifier comparison.
0b1	The trace unit ignores TRCCIDCVR7[(m×
	$8+7$:(m \tilde{A} — 8)] when it
	performs the Context
	identifier comparison.

This bit is res0 if $m \ge TRCIDR2.CIDSIZE$.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

COMP6[<m>], bit [m+16], for m = 7 to 0 When UInt(TRCIDR4.NUMCIDC) > 6:

TRCCIDCVR6 mask control. Specifies the mask value that the trace unit applies to TRCCIDCVR6. Each bit in this field corresponds to a byte in TRCCIDCVR6.

COMP6[<m>]</m>	Meaning
0b0	The trace unit includes
	TRCCIDCVR6[(m×
	$8+7$):(m \tilde{A} — 8)] when it
	performs the Context
	identifier comparison.
0b1	The trace unit ignores
	TRCCIDCVR6[(m×
	$8+7$): $(m\tilde{A}-8)$] when it
	performs the Context
	identifier comparison.

This bit is res0 if $m \ge TRCIDR2$.CIDSIZE.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

COMP5[<m>], bit [m+8], for m = 7 to 0 When UInt(TRCIDR4.NUMCIDC) > 5:

TRCCIDCVR5 mask control. Specifies the mask value that the trace unit applies to TRCCIDCVR5. Each bit in this field corresponds to a byte in TRCCIDCVR5.

COMP5[<m>]</m>	Meaning
0b0	The trace unit includes
	TRCCIDCVR5[(m×
	$8+7$):(m \tilde{A} — 8)] when it
	performs the Context
	identifier comparison.
0b1	The trace unit ignores
	TRCCIDCVR5[(m×
	$8+7$):(m \tilde{A} — 8)] when it
	performs the Context
	identifier comparison.

This bit is res0 if $m \ge TRCIDR2$.CIDSIZE.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

COMP4[<m>], bit [m], for m = 7 to 0 When UInt(TRCIDR4.NUMCIDC) > 4:

TRCCIDCVR4 mask control. Specifies the mask value that the trace unit applies to TRCCIDCVR4. Each bit in this field corresponds to a byte in TRCCIDCVR4.

COMP4[<m>]</m>	Meaning
0b0	The trace unit includes
	TRCCIDCVR4[(m×
	$8+7$):(m \tilde{A} — 8)] when it
	performs the Context
	identifier comparison.

0b1	The trace unit ignores TRCCIDCVR4[(m×
	8+7:(mÃ -8)] when it
	performs the Context
	identifier comparison.

This bit is res0 if $m \ge TRCIDR2$.CIDSIZE.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Accessing TRCCIDCCTLR1

If software uses the $\underline{TRCCIDCVR} < n >$ registers, for n = 4 to 7, then it must program this register.

If software sets a mask bit to 1 then it must program the relevant byte in $\frac{TRCCIDCVR}{n}$ to 0x00.

If any bit is 1 and the relevant byte in $\underline{TRCCIDCVR} < n >$ is not 0×00 , the behavior of the Context Identifier Comparator is constrained unpredictable. In this scenario the comparator might match unexpectedly or might not match.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, TRCCIDCCTLR1

op0	op1	CRn	CRm	op2
0b10	0b001	0b0011	0b0001	0b010

```
elsif CPACR EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT FGT) && (!HaveEL(EL3) | |
SCR EL3.FGTEn == '1') && HDFGRTR EL2.TRC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        X[t, 64] = TRCCIDCCTLR1;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        X[t, 64] = TRCCIDCCTLR1;
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
       X[t, 64] = TRCCIDCCTLR1;
```

MSR TRCCIDCCTLR1, <Xt>

op0	op1	CRn	CRm	op2
0b10	0b001	0b0011	0b0001	0b010

```
SCR EL3.FGTEn == '1') && HDFGWTR EL2.TRC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCCIDCCTLR1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCCIDCCTLR1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCCIDCCTLR1 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.