# TRBDEVTYPE, Device Type Register

The TRBDEVTYPE characteristics are:

### **Purpose**

Provides discovery information for the component. If the part number field is not recognized, a debugger can report the information that is provided by TRBDEVTYPE about the component instead.

For additional information, see the CoreSight Architecture Specification.

### **Configuration**

This register is present only when FEAT\_TRBE\_EXT is implemented. Otherwise, direct accesses to TRBDEVTYPE are res0.

TRBDEVTYPE is in the Core power domain.

### **Attributes**

TRBDEVTYPE is a 32-bit register.

### Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7	6	5	4	3	2	1	0
RES0					1	MΑ	OR	

#### Bits [31:8]

Reserved, res0.

#### **SUB, bits [7:4]**

Component sub-type.

SUB	Meaning
0b0010	When MAJOR $== 0x1$ (Trace
	sink), Trace buffer or router.

This field reads as 0x2.

#### MAJOR, bits [3:0]

Component major type.

MAJOR	Meaning
0b0001	Trace sink.

Other values are defined by the CoreSight Architecture.

Access to this field is **RO**.

## **Accessing TRBDEVTYPE**

#### TRBDEVTYPE can be accessed through the external debug interface:

Component	Offset	Instance
TRBE	0xFCC	TRBDEVTYPE

This interface is accessible as follows:

- When DoubleLockStatus() or !IsCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.