AArch64 Instructions Index by Encoding

External Registers

# PMSWINC\_EL0, Performance Monitors Software Increment Register

The PMSWINC EL0 characteristics are:

## **Purpose**

Increments a counter that is configured to count the Software increment event, event  $0 \times 00$ . For more information, see 'SW INCR'.

## **Configuration**

External register PMSWINC\_EL0 bits [31:0] are architecturally mapped to AArch64 System register PMSWINC\_EL0[31:0].

External register PMSWINC\_EL0 bits [31:0] are architecturally mapped to AArch32 System register PMSWINC[31:0].

This register is present only when FEAT\_PMUv3\_EXT32 is implemented, FEAT\_PMUv3p9 is not implemented and an implementation implements PMSWINC EL0. Otherwise, direct accesses to PMSWINC EL0 are res0.

PMSWINC EL0 is in the Core power domain.

If this register is implemented, use of it is deprecated.

If 1 is written to bit [n] from the external debug interface, it is constrained unpredictable whether or not a SW\_INCR event is created for counter n. This is consistent with not implementing the register in the external debug interface.

## **Attributes**

PMSWINC EL0 is a 32-bit register.

This register is part of the **PMU** block.

## Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 RES0|P30|P29|P28|P27|P26|P25|P24|P23|P22|P21|P20|P19|P18|P17|P16|P15|P14|P13|P12|P11|P10|P9|P8|P7|P6|P5

#### Bit [31]

Reserved, res0.

### P < n >, bit [n], for n = 30 to 0

Event counter software increment bit for PMU.PMEVCNTR<n> EL0.

If PMU.PMCFGR.N is less than 31, bits [30:PMU.PMCFGR.N] are WI.

P <n></n>	Meaning
0d0	No action. The write to this bit is ignored.
0b1	It is constrained unpredictable whether a SW_INCR event is generated for event counter n.

## Accessing PMSWINC\_EL0

#### Note

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accesses to this register use the following encodings:

## Accessible at offset 0xCAO from PMU

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
- When SoftwareLockStatus(), accesses to this register are WI.
- Otherwise, accesses to this register are **WO**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.