AArch32 AArch64
Instructions Instructions

Index by Encoding External Registers

TRCSSCCR<n>, Single-shot Comparator Control Register <n>, n = 0 - 7

The TRCSSCCR<n> characteristics are:

Purpose

Controls the corresponding Single-shot Comparator Control resource.

Configuration

AArch64 System register TRCSSCCR<n> bits [31:0] are architecturally mapped to External register TRCSSCCR<n>[31:0].

This register is present only when FEAT_ETE is implemented, FEAT_TRC_SR is implemented and UInt(TRCIDR4.NUMSSCC) > n. Otherwise, direct accesses to TRCSSCCR<n> are undefined.

Attributes

TRCSSCCR<n> is a 64-bit register.

Field descriptions

636261605958	57 56	55	54	53	52	51	50	49	48	47	46	45
												RES0
RES0	RST	ARC[7]	ARC[6]	ARC[5]	ARC[4]	ARC[3]	ARC[2]	ARC[1]	ARC[0]	SAC[15]	SAC[14]SAC[13]
3130292827262	25 24	23	22	21	20	19	18	17	16	15	14	13

Bits [63:25]

Reserved, res0.

RST, bit [24]

Selects the Single-shot Comparator Control mode.

RST	Meaning
0b0	The Single-shot Comparator
	Control is in single-shot mode.
0b1	The Single-shot Comparator
	Control is in multi-shot mode.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

ARC[< m>], bit [m+16], for m = 7 to 0

Selects one or more Address Range Comparators for Single-shot control.

ARC[<m>]</m>	Meaning
0b0	The Address Range
	Comparator $< m >$, is not
	selected for Single-shot
	control.
0b1	The Address Range
	Comparator <m>, is</m>
	selected for Single-shot
	control.

This bit is res0 if $m \ge TRCIDR4.NUMACPAIRS$.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

SAC[<m>], bit [m], for m = 15 to 0

Selects one or more Single Address Comparators for Single-shot control.

SAC[<m>]</m>	Meaning
0b0	The Single Address
	Comparator $< m >$, is not
	selected for Single-shot
	control.
0b1	The Single Address
	Comparator <m>, is</m>
	selected for Single-shot
	control.

This bit is res0 if $m \ge 2 \tilde{A} - \frac{TRCIDR4}{NUMACPAIRS}$.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Accessing TRCSSCCR<n>

Must be programmed if any <u>TRCRSCTLR<a></u>.GROUP == 0b0011 and <u>TRCRSCTLR<a></u>.SINGLE SHOT[n] == 1.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, TRCSSCCR<m>; Where m = 0-7

op0	op1	CRn	CRm	op2	
0b10	0b001	0b0001	0b0:m[2:0]	0b010	

```
integer m = UInt(CRm<2:0>);
if m >= NUM_TRACE_SINGLE_SHOT_COMPARATOR_CONTROLS
then
   UNDEFINED;
elsif PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGRTR_EL2.TRC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        X[t, 64] = TRCSSCCR[m];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
```

MSR TRCSSCCR<m>, <Xt>; Where m = 0-7

op0	op1	CRn	CRm	op2	
0b10	0b001	0b0001	0b0:m[2:0]	0b010	

```
integer m = UInt(CRm<2:0>);
if m >= NUM_TRACE_SINGLE_SHOT_COMPARATOR_CONTROLS
    UNDEFINED;
elsif PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGWTR_EL2.TRC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        TRCSSCCR[m] = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
```

```
AArch64.SystemAccessTrap(EL3, 0x18);
else
    TRCSSCCR[m] = X[t, 64];
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
else
    TRCSSCCR[m] = X[t, 64];
```

AArch32 Registers AArch64 Registers

AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.