

## STCLR<sub>H</sub>, STCLR<sub>LH</sub>

Atomic bit clear on halfword in memory, without return, atomically loads a 16-bit halfword from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory.

- STCLR<sub>H</sub> does not have release semantics.
- STCLR<sub>LH</sub> stores to memory with release semantics, as described in *Load-Acquire, Store-Release*.

For information about memory accesses, see *Load/Store addressing modes*.

This is an alias of [LDCLR<sub>H</sub>](#), [LDCLR<sub>RAH</sub>](#), [LDCLR<sub>RALH</sub>](#), [LDCLR<sub>RLH</sub>](#). This means:

- The encodings in this description are named to match the encodings of [LDCLR<sub>H</sub>](#), [LDCLR<sub>RAH</sub>](#), [LDCLR<sub>RALH</sub>](#), [LDCLR<sub>RLH</sub>](#).
- The description of [LDCLR<sub>H</sub>](#), [LDCLR<sub>RAH</sub>](#), [LDCLR<sub>RALH</sub>](#), [LDCLR<sub>RLH</sub>](#) gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

### Integer (FEAT\_LSE)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
0	1	1	1	1	0	0	0	0	R	1					Rs		0	0	0	1	0	0					Rn		1	1	1	1	1
size									A							opc						Rt											

### No memory ordering (R == 0)

STCLR<sub>H</sub> <Ws>, [[<Xn](#) | [SP](#)>]

is equivalent to

[LDCLR<sub>H</sub>](#) <Ws>, WZR, [[<Xn](#) | [SP](#)>]

and is always the preferred disassembly.

### Release (R == 1)

STCLR<sub>LH</sub> <Ws>, [[<Xn](#) | [SP](#)>]

is equivalent to

[LDCLR<sub>RLH</sub>](#) <Ws>, WZR, [[<Xn](#) | [SP](#)>]

and is always the preferred disassembly.

Assembler Symbols

- <Ws> Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
- <Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Operation

The description of [LDCLRH](#), [LDCLRAH](#), [LDCLRALH](#), [LDCLRLH](#) gives the operational pseudocode for this instruction.

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<a href="#">Base Instructions</a>	<a href="#">SIMD&amp;FP Instructions</a>	<a href="#">SVE Instructions</a>	<a href="#">SME Instructions</a>	<a href="#">Index by Encoding</a>
-----------------------------------	--	----------------------------------	----------------------------------	-----------------------------------

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.