| <u>Base</u>         | SIMD&FP             | <u>SVE</u>          | <u>SME</u>          | Index by        |
|---------------------|---------------------|---------------------|---------------------|-----------------|
| <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <b>Encoding</b> |

Pseu

# ST1H (scalar plus scalar, tile slice)

Contiguous store of halfwords from 16-bit element ZA tile slice

The slice number within the tile is selected by the sum of the slice index register and immediate offset, modulo the number of 16-bit elements in a vector. The immediate offset is in the range 0 to 7. The memory address is generated by a 64-bit scalar base and an optional 64-bit scalar offset which is multiplied by 2 and added to the base address. Inactive elements are not written to memory.

## SME (FEAT\_SME)

```
3130292827262524 23 22 212019181716151413121110 9 8 7 6 5 4 3 2 1 0

1 1 1 0 0 0 0 0 0 1 1 Rm V Rs Pg Rn 0 ZAt off3

msz<1>msz<0>
```

```
ST1H { <ZAt><HV>.H[<Ws>, <offs>] }, <Pg>, [<Xn | SP>{, <Xm>, LSL #1}]
```

```
if !HaveSME() then UNDEFINED;
integer n = UInt(Rn);
integer m = UInt(Rm);
integer g = UInt('0':Pg);
integer s = UInt('011':Rs);
integer t = UInt(ZAt);
integer offset = UInt(off3);
constant integer esize = 16;
boolean vertical = V == '1';
```

#### **Assembler Symbols**

<ZAt> Is the name of the ZA tile ZA0-ZA1 to be accessed, encoded in the "ZAt" field.

< HV >

Is the horizontal or vertical slice indicator, encoded in "V":

| $\mathbf{V}$ | <hv></hv> |
|--------------|-----------|
| 0            | Н         |
| 1            | V         |

<Ws> Is the 32-bit name of the slice index register W12-W15, encoded in the "Rs" field.

<offs> Is the slice index offset, in the range 0 to 7, encoded in the "off3" field.

<Pg> Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

```
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<Xm> Is the optional 64-bit name of the general-purpose offset register, defaulting to XZR, encoded in the "Rm" field.
```

### **Operation**

```
CheckStreamingSVEAndZAEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer dim = VL DIV esize;
bits(64) base;
bits(64) addr;
bits(PL) mask = P[g, PL];
bits(64) moffs = \underline{X}[m, 64];
bits(32) index = X[s, 32];
integer slice = (<u>UInt</u>(index) + offset) MOD dim;
bits(VL) src;
constant integer mbytes = esize DIV 8;
boolean contiguous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = TRUE;
AccessDescriptor accdesc = CreateAccDescSME (MemOp_STORE, nontemporal, o
if n == 31 then
    if <u>AnyActiveElement</u> (mask, esize)
           ConstrainUnpredictableBool (Unpredictable_CHECKSPNONEACTIVE) t
         CheckSPAlignment();
    base = SP[];
else
    base = X[n, 64];
src = ZAslice[t, esize, vertical, slice, VL];
for e = 0 to dim-1
    addr = base + <u>UInt</u>(moffs) * mbytes;
    if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
         Mem[addr, mbytes, accdesc] = Elem[src, e, esize];
    moffs = moffs + 1;
```

# **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsEncoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel; Build timestamp: 2023-09-18T17:56

Sh

**Pseu** 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.