| <u>Base</u>         | SIMD&FP             | <u>SVE</u>          | <u>SME</u>          | <u>Index by</u> |
|---------------------|---------------------|---------------------|---------------------|-----------------|
| <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | Encoding        |

Pseu

#### **LDTRH**

Load Register Halfword (unprivileged) loads a halfword from memory, zeroextends it, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. Memory accesses made by the instruction behave as if the instruction was

Memory accesses made by the instruction behave as if the instruction was executed at ELO if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of *HCR EL2*.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 1 1 0 0 0 0 1 0 imm9 1 0 Rn Rt

size opc
```

```
LDTRH <Wt>, [<Xn|SP>{, #<simm>}]
bits(64) offset = SignExtend(imm9, 64);
```

## **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be

transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or

stack pointer, encoded in the "Rn" field.

<simm> Is the optional signed immediate byte offset, in the range

-256 to 255, defaulting to 0 and encoded in the "imm9"

field.

### **Shared Decode**

```
integer n = <u>UInt</u>(Rn);
integer t = <u>UInt</u>(Rt);
boolean tagchecked = n != 31;
```

#### Operation

```
bits(64) address;
bits(16) data;

boolean privileged = AArch64.IsUnprivAccessPriv();
```

# **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

| <u>Base</u>         | SIMD&FP             | <u>SVE</u>          | <u>SME</u>          | Index by        |
|---------------------|---------------------|---------------------|---------------------|-----------------|
| <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <b>Encoding</b> |

Internal version only: is a v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu