AArch64 Instructions Index by Encoding

External Registers

# TRCSSCSR<n>, Single-shot Comparator Control Status Register <n>, n = 0 - 7

The TRCSSCSR<n> characteristics are:

## **Purpose**

Returns the status of the corresponding Single-shot Comparator Control.

## **Configuration**

AArch64 System register TRCSSCSR<n> bits [31:0] are architecturally mapped to External register TRCSSCSR<n>[31:0].

This register is present only when FEAT\_ETE is implemented, FEAT\_TRC\_SR is implemented and UInt(TRCIDR4.NUMSSCC) > n. Otherwise, direct accesses to TRCSSCSR<n> are undefined.

#### **Attributes**

TRCSSCSR<n> is a 64-bit register.

## Field descriptions

63 62 616059585756555453525150494847464544434241403938373635343332

		RES0								
STATUS F	PENDING	RES0					Ы	V	DA	INST
31	30	2928272625242322212019181716151413121110 9 8	7	6	5	4	3	2	1	0

#### Bits [63:32]

Reserved, res0.

#### STATUS, bit [31]

Single-shot Comparator Control status. Indicates if any of the comparators selected by this Single-shot Comparator control have matched. The selected comparators are defined by <a href="https://doi.org/10.1001/journal.org/10.1

<b>STATUS</b>	Meaning	

0d0	No match has occurred. When the first match occurs, this field takes a value of 1. It remains at 1 until explicitly modified by a write to this register.
0b1	One or more matches has occurred. If

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### PENDING, bit [30]

Single-shot pending status. The Single-shot Comparator Control fired while the resources were in the Paused state.

PENDING	Meaning
0b0	No match has occurred.
0b1	One or more matches has occurred.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Bits [29:4]

Reserved, res0.

#### **PC**, bit [3]

PE Comparator Input support. Indicates if the Single-shot Comparator Control supports PE Comparator Inputs.

PC	Meaning	

0b0	This Single-shot Comparator
	Control does not support PE
	Comparator Inputs. Selecting any
	PE Comparator Inputs using the
	associated TRCSSPCICR <n></n>
	results in constrained
	unpredictable behavior of the
	Single-shot Comparator Control
	resource. The Single-shot
	Comparator Control might match
	unexpectedly or might not match.
0b1	This Single-shot Comparator
	Control supports PE Comparator
	Inputs.

Access to this field is **RO**.

#### **DV**, bit [2]

Data value comparator support. Data value comparisons are not implemented in ETE and are reserved for other trace architectures. Allocated in other trace architectures.

DV	Meaning
0b0	This Single-shot Comparator
	Control does not support data
	value comparisons.
0b1	This Single-shot Comparator
	Control supports data value
	comparisons.

This field reads as 0.

Access to this field is **RO**.

#### **DA**, bit [1]

Data Address Comparator support. Data address comparisons are not implemented in ETE and are reserved for other trace architectures. Allocated in other trace architectures.

DA	Meaning
0b0	This Single-shot Comparator
	Control does not support data
	address comparisons.
0b1	This Single-shot Comparator
	Control supports data address
	comparisons.

This field reads as 0.

Access to this field is **RO**.

#### INST, bit [0]

Instruction Address Comparator support. Indicates if the Single-shot Comparator Control supports instruction address comparisons.

INST	Meaning
0b0	This Single-shot Comparator
	Control does not support
	instruction address comparisons.
0b1	This Single-shot Comparator
	Control supports instruction
	address comparisons.

This field reads as 1.

Access to this field is **RO**.

## Accessing TRCSSCSR<n>

Must be programmed if  $\overline{TRCRSCTLR} < a > .GROUP == 0b0011$  and  $\overline{TRCRSCTLR} < a > .SINGLE SHOT[n] == 1.$ 

Writes are constrained unpredictable if the trace unit is not in the Idle state.

Reads from this register might return an unknown value if the trace unit is not in either of the Idle or Stable states.

Accesses to this register use the following encodings in the System register encoding space:

## MRS <Xt>, TRCSSCSR<m>; Where m = 0-7

op0	op1	CRn	CRm	op2
0b10	0b001	0b0001	0b1:m[2:0]	0b010

```
integer m = UInt(CRm<2:0>);

if m >= NUM_TRACE_SINGLE_SHOT_COMPARATOR_CONTROLS
then
        UNDEFINED;
elsif PSTATE.EL == EL0 then
        UNDEFINED;
elsif PSTATE.EL == EL1 then
        if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
```

```
UNDEFINED;
    elsif CPACR EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGRTR_EL2.TRCSSCSRn ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCSSCSR[m];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCSSCSR[m];
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
        X[t, 64] = TRCSSCSR[m];
```

## MSR TRCSSCSR<m>, <Xt>; Where m = 0-7

op0 op1		CRn	CRm	op2	
0b10	0b001	0b0001	0b1:m[2:0]	0b010	

```
integer m = UInt(CRm<2:0>);

if m >= NUM_TRACE_SINGLE_SHOT_COMPARATOR_CONTROLS
then
        UNDEFINED;
elsif PSTATE.EL == EL0 then
        UNDEFINED;
elsif PSTATE.EL == EL1 then
        if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
```

```
UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGWTR_EL2.TRCSSCSRn ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCSSCSR[m] = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCSSCSR[m] = X[t, 64];
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCSSCSR[m] = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright A© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.