<u>k by</u>	<u>Sh</u>
ding	<u>Pseu</u>

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

ORR (vectors, unpredicated)

Bitwise inclusive OR vectors (unpredicated)

Bitwise inclusive OR all elements of the second source vector with corresponding elements of the first source vector and place the first in the corresponding elements of the destination vector. This instruction is unpredicated.

This instruction is used by the alias MOV (vector, unpredicated). 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 1 0 0 0 1 1 Zm 0 0 1 1 0 0

```
ORR \langle Zd \rangle.D, \langle Zn \rangle.D, \langle Zm \rangle.D
if ! HaveSVE() && ! HaveSME() then UNDEFINED;
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Zd);
```

Zn

Assembler Symbols

```
<Zd>
                Is the name of the destination scalable vector register,
                encoded in the "Zd" field.
<Zn>
                Is the name of the first source scalable vector register,
                encoded in the "Zn" field.
<Zm>
               Is the name of the second source scalable vector register,
                encoded in the "Zm" field.
```

Alias Conditions

Alias	Is preferred when	
MOV (vector, unpredicated)	Zn == Zm	

Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
bits(VL) operand1 = \mathbb{Z}[n, VL];
bits(VL) operand2 = \mathbb{Z}[m, VL];
\mathbb{Z}[d, VL] = operand1 OR operand2;
```

Operational information

If FEAT_SVE2 is implemented or FEAT_SME is implemented, then if PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> <u>Instructions</u> <u>Instructions</u> <u>Instructions</u> <u>Encoding</u>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu