# ERXGSR\_EL1, Selected Error Record Group Status Register

External

Registers

The ERXGSR EL1 characteristics are:

#### **Purpose**

Shows the status for the records in a group of error records.

Accesses <u>ERRGSR</u> for the group of error records <n> selected by <u>ERRSELR EL1</u>.SEL[15:6].

### **Configuration**

This register is present only when FEAT\_RASv2 is implemented. Otherwise, direct accesses to ERXGSR EL1 are undefined.

#### **Attributes**

ERXGSR EL1 is a 64-bit register.

#### Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 563 562 561 560 559 558 557 556 555 554 553 552 551 550 549 548 547 546 545 544 543 542 541 540 539 531 530 529 528 527 526 525 524 523 522 521 520 519 518 517 516 515 514 513 512 511 510 59 58 57 531 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7

S<q>, bit [q], for q = 63 to 0 When error record <m> is implemented and error record <m> supports this type of reporting:

The status for error record < m>, where  $m = q + (UInt(ERRSELR\_EL1.SEL[15:6])Ã-64)$ . A read-only copy of ERR< m> STATUS.V.

S <q></q>	Meaning		
0b0	No error.		
0b1	One or more errors.		

#### Otherwise:

Reserved, res0.

#### Accessing ERXGSR\_EL1

If <u>ERRIDR\_EL1</u>.NUM is 0x0000 or <u>ERRSELR\_EL1</u>.SEL[15:6] is greater than or equal to <u>ERRIDR\_EL1</u>.NUM, then one of the following occurs:

- An unknown group of error records are selected.
- ERXGSR EL1 is RAZ.
- Direct reads of ERXGSR EL1 are NOPs.
- Direct reads of ERXGSR EL1 are undefined.

Accesses to this register use the following encodings in the System register encoding space:

## MRS <Xt>, ERXGSR\_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0011	0b010

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elsif EL2Enabled() && HCR EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT FGT2) && HaveEL(EL3) &&
SCR_EL3.FGTEn2 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT FGT2) &&
HFGRTR2_EL2.nERXGSR_EL1 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ERXGSR\_EL1;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR EL3.TERR == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
```

```
else
     X[t, 64] = ERXGSR_EL1;
elsif PSTATE.EL == EL3 then
     X[t, 64] = ERXGSR_EL1;
```

AArch32 AArch64 AArch32 AArch64 Index by External Registers Registers Instructions Instructions Encoding Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.