x by	<u>Sh</u>
ding	<u>Pseu</u>

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

# STEOR, STEORL

Atomic Exclusive-OR on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, performs an exclusive-OR with the value held in a register on it, and stores the result back to memory.

- STEOR does not have release semantics.
- STEORL stores to memory with release semantics, as described in Load-Acquire, Store-Release.

For information about memory accesses, see *Load/Store addressing modes*.

This is an alias of LDEOR, LDEORA, LDEORAL, LDEORL. This means:

- The encodings in this description are named to match the encodings of LDEOR, LDEORA, LDEORAL, LDEORL.
- The description of LDEOR, LDEORA, LDEORAL, LDEORL gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

## Integer (FEAT LSE)

31 30 29	28 27	26	25	24	23	22	21	20 19 18	17 1	6 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1 x 1	1 1	0	0	0	0	R	1	Rs		0	0	1	0	0	0			Rn			1	1	1	1	1
size		A opc												Rt											

#### 32-bit LDEOR alias (size == 10 && R == 0)

```
STEOR <Ws>, [<Xn | SP>]
is equivalent to
   LDEOR <Ws>, WZR, [<Xn|SP>]
```

and is always the preferred disassembly.

#### 32-bit LDEORL alias (size == 10 && R == 1)

```
STEORL <Ws>, [<Xn | SP>]
is equivalent to
   LDEORL <Ws>, WZR, [<Xn SP>]
and is always the preferred disassembly.
```

### 64-bit LDEOR alias (size == 11 && R == 0)

```
STEOR <Xs>, [<Xn | SP>]
```

is equivalent to

```
LDEOR <Xs>, XZR, [<Xn SP>]
```

and is always the preferred disassembly.

# 64-bit LDEORL alias (size == 11 && R == 1)

```
STEORL <Xs>, [<Xn | SP>]
```

is equivalent to

LDEORL <Xs>, XZR, [<Xn | SP>]

and is always the preferred disassembly.

### **Assembler Symbols**

<Ws> Is the 32-bit name of the general-purpose register holding

the data value to be operated on with the contents of the

memory location, encoded in the "Rs" field.

<Xs> Is the 64-bit name of the general-purpose register holding

the data value to be operated on with the contents of the

memory location, encoded in the "Rs" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or

stack pointer, encoded in the "Rn" field.

#### **Operation**

The description of <u>LDEOR</u>, <u>LDEORA</u>, <u>LDEORAL</u>, <u>LDEORL</u> gives the operational pseudocode for this instruction.

#### **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> Instructions Instructions Instructions Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu