CPTR_EL2, Architectural Feature Trap Register (EL2)

The CPTR EL2 characteristics are:

Purpose

Controls trapping to EL2 of accesses to <u>CPACR</u>, <u>CPACR_EL1</u>, trace, Activity Monitor, SME, Streaming SVE, SVE, and Advanced SIMD and floating-point functionality.

Configuration

AArch64 System register CPTR_EL2 bits [31:0] are architecturally mapped to AArch32 System register HCPTR[31:0].

If EL2 is not implemented, this register is res0 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

CPTR EL2 is a 64-bit register.

Field descriptions

When FEAT_VHE is implemented and HCR_EL2.E2H == 1:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 494847464544434241403938373635343332

RESO

TCPAC TAMEOPOETTA RESOSMENTES OF PENRESOZEN RESO

31 30 29 28 27 26 25 24 23 22 21 20 19 18 1716151413121110 9 8 7 6 5 4 3 2 1 0

Bits [63:32]

Reserved, res0.

TCPAC, bit [31]

In AArch64 state, traps accesses to <u>CPACR_EL1</u> from EL1 to EL2, when EL2 is enabled in the current Security state. The exception is reported using ESR ELx.EC value 0x18.

In AArch32 state, traps accesses to <u>CPACR</u> from EL1 to EL2, when EL2 is enabled in the current Security state. The exception is reported using ESR ELx.EC value 0x03.

TCPAC	Meaning
0b0	This control does not cause any
	instructions to be trapped.
0b1	EL1 accesses to CPACR_EL1
	and <u>CPACR</u> are trapped to EL2,
	when EL2 is enabled in the
	current Security state.

When <u>HCR_EL2</u>.TGE is 1, this control does not cause any instructions to be trapped.

Note

<u>CPACR_EL1</u> and <u>CPACR</u> are not accessible at EL0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

TAM, bit [30] When FEAT_AMUv1 is implemented:

Trap Activity Monitor access. Traps EL1 and EL0 accesses to all Activity Monitor registers to EL2, as follows:

- In AArch64 state, accesses to the following registers are trapped to EL2, reported using ESR ELx.EC value 0x18:
 - AMUSERENR_ELO, AMCFGR_ELO, AMCGCR_ELO, AMCNTENCLRO_ELO, AMCNTENCLR1_ELO, AMCNTENSETO_ELO, AMCNTENSET1_ELO, AMCR_ELO, AMEVCNTRO<n>_ELO, AMEVCNTR1<n>_ELO, AMEVTYPERO<n>_ELO, and AMEVTYPER1<n>_ELO.
- In AArch32 state, MRC or MCR accesses to the following registers are trapped to EL2 and reported using ESR_ELx.EC value 0x03:
 - AMUSERENR, AMCFGR, AMCGCR, AMCNTENCLRO, AMCNTENCLR1, AMCNTENSETO, AMCNTENSET1, AMCR, AMEVTYPERO<n>, and AMEVTYPER1<n>.
- In AArch32 state, MRRC or MCRR accesses to <u>AMEVCNTR0<n></u> and <u>AMEVCNTR1<n></u>, are trapped to EL2, reported using ESR ELx.EC value 0x04.

TAM	Meaning
0b0	Accesses from EL1 and EL0 to
	Activity Monitor registers are not
	trapped.
0b1	Accesses from EL1 and EL0 to
	Activity Monitor registers are
	trapped to EL2, when EL2 is
	enabled in the current Security
	state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

E0POE, bit [29] When FEAT_S1POE is implemented:

Enable access to **POR ELO**.

Traps EL0 accesses to <u>POR_EL0</u> to EL2, from AArch64 state only. The exception is reported using ESR ELx.EC value 0x18.

EOPOE	Meaning
0b0	This control causes EL0 access
	to POR_EL0 to be trapped.
0b1	This control does not cause any
	instructions to be trapped.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

TTA, bit [28]

Traps System register accesses to all implemented trace registers from both Execution states to EL2, when EL2 is enabled in the current Security state, as follows:

- In AArch64 state, accesses to trace registers with op0=2, op1=1, and CRn<0b1000 are trapped to EL2, reported using EC syndrome value 0x18.
- In AArch32 state, MRC or MCR accesses to trace registers with cpnum=14, opc1=1, and CRn<0b1000 are trapped to EL2, reported using EC syndrome value 0x05.

TTA Meaning This control does not cause any instructions to be trapped. Any attempt at EL0, EL1 or EL2, to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security state, unless HCR_EL2.TGE is 0 and it is trapped by CPACR.NSTRCDIS or CPACR_EL1.TTA. When HCR_EL2.TGE is 1, any attempt at EL0 or EL2 to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security state.		
instructions to be trapped. Any attempt at EL0, EL1 or EL2, to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security state, unless HCR_EL2.TGE is 0 and it is trapped by CPACR.NSTRCDIS or CPACR_EL1.TTA. When HCR_EL2.TGE is 1, any attempt at EL0 or EL2 to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security	TTA	Meaning
Any attempt at EL0, EL1 or EL2, to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security state, unless HCR_EL2.TGE is 0 and it is trapped by CPACR.NSTRCDIS or CPACR_EL1.TTA. When HCR_EL2.TGE is 1, any attempt at EL0 or EL2 to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security	0b0	This control does not cause any
to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security state, unless HCR_EL2.TGE is 0 and it is trapped by CPACR.NSTRCDIS or CPACR_EL1.TTA. When HCR_EL2.TGE is 1, any attempt at EL0 or EL2 to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security		instructions to be trapped.
access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security state, unless HCR_EL2.TGE is 0 and it is trapped by CPACR.NSTRCDIS or CPACR_EL1.TTA. When HCR_EL2.TGE is 1, any attempt at EL0 or EL2 to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security	0b1	Any attempt at EL0, EL1 or EL2,
register is trapped to EL2, when EL2 is enabled in the current Security state, unless HCR_EL2.TGE is 0 and it is trapped by CPACR.NSTRCDIS or CPACR_EL1.TTA. When HCR_EL2.TGE is 1, any attempt at EL0 or EL2 to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security		to execute a System register
EL2 is enabled in the current Security state, unless HCR_EL2.TGE is 0 and it is trapped by CPACR.NSTRCDIS or CPACR_EL1.TTA. When HCR_EL2.TGE is 1, any attempt at EL0 or EL2 to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security		access to an implemented trace
Security state, unless HCR_EL2.TGE is 0 and it is trapped by CPACR.NSTRCDIS or CPACR_EL1.TTA. When HCR_EL2.TGE is 1, any attempt at EL0 or EL2 to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security		register is trapped to EL2, when
HCR_EL2.TGE is 0 and it is trapped by CPACR.NSTRCDIS or CPACR_EL1.TTA. When HCR_EL2.TGE is 1, any attempt at EL0 or EL2 to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security		EL2 is enabled in the current
trapped by CPACR.NSTRCDIS or CPACR_EL1.TTA. When HCR_EL2.TGE is 1, any attempt at EL0 or EL2 to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security		Security state, unless
CPACR_EL1.TTA. When HCR_EL2.TGE is 1, any attempt at EL0 or EL2 to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security		HCR_EL2.TGE is 0 and it is
When HCR EL2.TGE is 1, any attempt at EL0 or EL2 to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security		trapped by <u>CPACR</u> .NSTRCDIS or
attempt at EL0 or EL2 to execute a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security		
a System register access to an implemented trace register is trapped to EL2, when EL2 is enabled in the current Security		
implemented trace register is trapped to EL2, when EL2 is enabled in the current Security		
trapped to EL2, when EL2 is enabled in the current Security		a System register access to an
enabled in the current Security		1
3		* *
state.		enabled in the current Security
55450.		state.

Note

The ETMv4 architecture and ETE do not permit EL0 to access the trace registers. If the trace unit implements FEAT_ETMv4 or ETE, EL0 accesses to the trace registers are undefined, and any resulting exception is higher priority than an exception that would be generated because the value of CPTR EL2.TTA is 1.

EL2 does not provide traps on trace register accesses through the optional Memory-mapped interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are

normally associated with the access do not occur before the exception is taken.

If System register access to the trace functionality is not supported, this bit is res0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bits [27:26]

Reserved, res0.

SMEN, bits [25:24] When FEAT SME is implemented:

Traps execution at EL2, EL1, and EL0 of SME instructions, SVE instructions when FEAT_SVE is not implemented or the PE is in Streaming SVE mode, and instructions that directly access the SVCR, SMCR_EL1, or SMCR_EL2 System registers to EL2, when EL2 is enabled in the current Security state.

When instructions that directly access the <u>SVCR</u> System register are trapped with reference to this control, the MSR SVCRSM, MSR SVCRZA, and MSR SVCRSMZA instructions are also trapped.

The exception is reported using ESR_EL2.EC value of $0 \times 1D$, with an ISS code of 0×0000000 .

This field does not affect whether Streaming SVE or SME register values are valid.

A trap taken as a result of CPTR_EL2.SMEN has precedence over a trap taken as a result of CPTR_EL2.FPEN.

SMEN	Meaning
0b00	This control causes execution of
	these instructions at EL2, EL1,
	and EL0 to be trapped.
0b01	When HCR EL2.TGE is 0, this
	control does not cause
	execution of any instructions to
	be trapped.
	When <u>HCR_EL2</u> .TGE is 1, this
	control causes execution of
	these instructions at EL0 to be
	trapped, but does not cause
	execution of any instructions at
	EL2 to be trapped.

0b10	This control causes execution of these instructions at EL2, EL1, and EL0 to be trapped.
0b11	This control does not cause execution of any instructions to be trapped.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bits [23:22]

Reserved, res0.

FPEN, bits [21:20]

Traps execution at EL2, EL1, and EL0 of instructions that access the Advanced SIMD and floating-point registers from both Execution states to EL2, when EL2 is enabled in the current Security state. The exception is reported using ESR ELx.EC value 0x07.

Traps execution at EL2, EL1, and EL0 of SME and SVE instructions to EL2, when EL2 is enabled in the current Security state. The exception is reported using ESR ELx.EC value 0x07.

A trap taken as a result of CPTR_EL2.SMEN has precedence over a trap taken as a result of CPTR_EL2.FPEN.

A trap taken as a result of CPTR_EL2.ZEN has precedence over a trap taken as a result of CPTR_EL2.FPEN.

FPEN	Meaning
0b00	This control causes execution of
	these instructions at EL2, EL1,
	and EL0 to be trapped.

0b01	When <u>HCR_EL2</u> .TGE is 0, this
	control does not cause execution
	of any instructions to be
	trapped.
	When HCR EL2.TGE is 1, this
	control causes execution of
	these instructions at EL0 to be
	trapped, but does not cause
	execution of any instructions at
	EL2 to be trapped.
0b10	This control causes execution of
	these instructions at EL2, EL1,
	and EL0 to be trapped.
0b11	This control does not cause
	execution of any instructions to
	be trapped.

Writes to MVFR0, MVFR1, and MVFR2 from EL1 or higher are constrained unpredictable and whether these accesses can be trapped by this control depends on implemented constrained unpredictable behavior.

Note

- Attempts to write to the FPSID count as use of the registers for accesses from EL1 or higher.
- Accesses from EL0 to <u>FPSID</u>, <u>MVFR0</u>, <u>MVFR1</u>, <u>MVFR2</u>, and <u>FPEXC</u> are undefined, and any resulting exception is higher priority than an exception that would be generated because the value of CPTR_EL2.FPEN is not 0b11.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bits [19:18]

Reserved, res0.

ZEN, bits [17:16] When FEAT_SVE is implemented:

Traps execution at EL2, EL1, and EL0 of SVE instructions when the PE is not in Streaming SVE mode, and instructions that directly access the <u>ZCR_EL1</u> or <u>ZCR_EL2</u> System registers to EL2, when EL2 is enabled in the current Security state.

The exception is reported using ESR ELx.EC value 0x19.

A trap taken as a result of CPTR_EL2.ZEN has precedence over a trap taken as a result of CPTR_EL2.FPEN.

ZEN	Meaning
0b00	This control causes execution of
	these instructions at EL2, EL1,
	and EL0 to be trapped.
0b01	When <u>HCR_EL2</u> .TGE is 0, this
	control does not cause execution
	of any instructions to be trapped.
	When <u>HCR_EL2</u> .TGE is 1, this
	control causes execution of these
	instructions at EL0 to be trapped,
	but does not cause execution of
	any instructions at EL2 to be
	trapped.
0b10	This control causes execution of
	these instructions at EL2, EL1,
	and EL0 to be trapped.
0b11	This control does not cause
	execution of any instructions to be
	trapped.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bits [15:0]

Reserved, res0.

Otherwise:

63	62	616059585756555453	52	515049484746	45	44	43	42	41	403	9383	7363	534	3332
				RES	0									
TCPAC	TAM	RES0	TT/	RES0	RES1	TSM	RES0	TFP	RES1	TZ		RES	1	
31	30	292827262524232221	20	191817161514	13	12	11	10	9	8 7	6 5	4	3 2	1 0

This format applies in all Armv8.0 implementations.

Bits [63:32]

Reserved, res0.

TCPAC, bit [31]

In AArch64 state, traps accesses to <u>CPACR_EL1</u> from EL1 to EL2, when EL2 is enabled in the current Security state. The exception is reported using ESR ELx.EC value 0x18.

In AArch32 state, traps accesses to \underline{CPACR} from EL1 to EL2, when EL2 is enabled in the current Security state. The exception is reported using ESR_ELx.EC value 0×03 .

TCPAC	Meaning
0d0	This control does not cause any
	instructions to be trapped.
0b1	EL1 accesses to the following registers are trapped to EL2, when EL2 is enabled in the current Security state:
	• <u>CPACR_EL1</u> . • <u>CPACR</u> .

When <u>HCR_EL2</u>.TGE is 1, this control does not cause any instructions to be trapped.

Note

<u>CPACR_EL1</u> and <u>CPACR</u> are not accessible at EL0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

TAM, bit [30] When FEAT AMUv1 is implemented:

Trap Activity Monitor access. Traps EL1 and EL0 accesses to all Activity Monitor registers to EL2, as follows:

- In AArch64 state, accesses to the following registers are trapped to EL2, reported using ESR ELx.EC value 0x18:
 - AMUSERENR_ELO, AMCFGR_ELO, AMCGCR_ELO, AMCNTENCLRO_ELO, AMCNTENCLR1_ELO, AMCNTENSETO_ELO, AMCNTENSET1_ELO, AMCR_ELO, AMEVCNTRO<n>_ELO, AMEVCNTR1<n>_ELO, AMEVTYPERO<n>_ELO, and AMEVTYPER1<n>_ELO.

- In AArch32 state, MCR or MRC accesses to the following registers are trapped to EL2 and reported using ESR_ELx.EC value 0x03:
 - <u>AMUSERENR</u>, <u>AMCFGR</u>, <u>AMCGCR</u>, <u>AMCNTENCLR0</u>, <u>AMCNTENCLR1</u>, <u>AMCNTENSET0</u>, <u>AMCNTENSET1</u>, <u>AMCR</u>, <u>AMEVTYPER0</u><n>, <u>and AMEVTYPER1</u><n>.
- In AArch32 state, MCRR or MRRC accesses to <u>AMEVCNTR0<n></u> and <u>AMEVCNTR1<n></u>, are trapped to EL2, reported using ESR ELx.EC value 0x04.

TAM	Meaning
0b0	Accesses from EL1 and EL0 to
	Activity Monitor registers are not
	trapped.
0b1	Accesses from EL1 and EL0 to
	Activity Monitor registers are
	trapped to EL2, when EL2 is
	enabled in the current Security
	state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bits [29:21]

Reserved, res0.

TTA, bit [20]

Traps System register accesses to all implemented trace registers from both Execution states to EL2, when EL2 is enabled in the current Security state, as follows:

- In AArch64 state, accesses to trace registers with op0=2, op1=1, and CRn<0b1000 are trapped to EL2, reported using EC syndrome value 0x18.
- In AArch32 state, MRC or MCR accesses to trace registers with cpnum=14, opc1=1, and CRn<0b1000 are trapped to EL2, reported using EC syndrome value 0x05.

TTA	Meaning

0b0	This control does not cause any
	instructions to be trapped.
0b1	Any attempt at EL0, EL1, or EL2,
	to execute a System register
	access to an implemented trace
	register is trapped to EL2, when
	EL2 is enabled in the current
	Security state, unless it is trapped
	by one of the following controls:

- CPACR EL1.TTA.
- CPACR.TRCDIS.

Note

- The ETMv4 architecture does not permit EL0 to access the trace registers. If the trace unit implements FEAT_ETMv4, EL0 accesses to the trace registers are undefined, and any resulting exception is higher priority than an exception that would be generated because the value of CPTR_EL2.TTA is 1.
- EL2 does not provide traps on trace register accesses through the optional memory-mapped interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, any side-effects that are normally associated with the access do not occur before the exception is taken.

If System register access to the trace functionality is not supported, this bit is res0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bits [19:14]

Reserved, res0.

Bit [13]

Reserved, res1.

TSM, bit [12] When FEAT SME is implemented:

Traps execution at EL2, EL1, and EL0 of SME instructions, SVE instructions when FEAT_SVE is not implemented or the PE is in Streaming SVE mode, and instructions that directly access the SVCR, SMCR_EL1, or SMCR_EL2 System registers to EL2, when EL2 is enabled in the current Security state.

When instructions that directly access the <u>SVCR</u> System register are trapped with reference to this control, the MSR SVCRSM, MSR SVCRZA, and MSR SVCRSMZA instructions are also trapped.

The exception is reported using ESR_EL2.EC value of $0 \times 1D$, with an ISS code of 0×00000000 .

This field does not affect whether Streaming SVE or SME register values are valid.

A trap taken as a result of CPTR_EL2.TSM has precedence over a trap taken as a result of CPTR_EL2.TFP.

TSM	Meaning
0b0	This control does not cause
	execution of any instructions to
	be trapped.
0b1	This control causes execution of
	these instructions at EL2, EL1,
	and EL0 to be trapped.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res1.

Bit [11]

Reserved, res0.

TFP, bit [10]

Traps execution of instructions which access the Advanced SIMD and floating-point functionality, from both Execution states to EL2, when EL2 is enabled in the current Security state, as follows:

- In AArch64 state, accesses to the following registers are trapped to EL2, reported using ESR ELx.EC value 0x07:
 - <u>FPCR</u>, <u>FPSR</u>, <u>FPEXC32_EL2</u>, any of the SIMD and floating-point registers V0-V31, including their views as D0-D31 registers or S0-31 registers.
- In AArch32 state, accesses to the following registers are trapped to EL2, reported using ESR ELx.EC value 0x07:
 - MVFR0, MVFR1, MVFR2, FPSCR, FPEXC, and any of the SIMD and floating-point registers Q0-15, including their views as D0-D31 registers or S0-31 registers. For the purposes of this trap, the architecture defines a VMSR access to FPSID from EL1 or higher as an access to a SIMD and floating-point register. Otherwise, permitted VMSR accesses to FPSID are ignored.

Traps execution at the same Exception levels of SME and SVE instructions to EL2, when EL2 is enabled in the current Security state. The exception is reported using ESR ELx.EC value 0x07.

A trap taken as a result of CPTR_EL2.TSM has precedence over a trap taken as a result of CPTR_EL2.TFP.

A trap taken as a result of CPTR_EL2.TZ has precedence over a trap taken as a result of CPTR_EL2.TFP.

TFP	Meaning
0b0	This control does not cause
	execution of any instructions to be
	trapped.
0b1	This control causes execution of
	these instructions at EL2, EL1,
	and EL0 to be trapped.

Note

<u>FPEXC32_EL2</u> is not accessible from EL0 using AArch64.

<u>FPSID</u>, <u>MVFR0</u>, <u>MVFR1</u>, and <u>FPEXC</u> are not accessible from EL0 using AArch32.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bit [9]

Reserved, res1.

TZ, bit [8] When FEAT_SVE is implemented:

Traps execution at EL2, EL1, and EL0 of SVE instructions when the PE is not in Streaming SVE mode, and instructions that directly access the <u>ZCR_EL2</u> or <u>ZCR_EL1</u> System registers to EL2, when EL2 is enabled in the current Security state.

The exception is reported using ESR ELx.EC value 0x19.

A trap taken as a result of CPTR_EL2.TZ has precedence over a trap taken as a result of CPTR_EL2.TFP.

TZ	Meaning
0b0	This control does not cause
	execution of any instructions to be
	trapped.
0b1	This control causes execution of
	these instructions at EL2, EL1, and
	EL0 to be trapped.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res1.

Bits [7:0]

Reserved, res1.

Accessing CPTR EL2

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, CPTR EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b010

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR EL3.TCPAC == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) && CPTR EL3.TCPAC == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = CPTR EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = CPTR\_EL2;
```

MSR CPTR_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b010

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TCPAC == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) && CPTR_EL3.TCPAC == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        CPTR\_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    CPTR\_EL2 = X[t, 64];
```

When FEAT_VHE is implemented MRS <Xt>, CPACR EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0000	0b010

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TCPAC == '1' then
        UNDEFINED;
    elsif EL2Enabled() && CPTR_EL2.TCPAC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HFGRTR_EL2.CPACR_EL1 == '1'
then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TCPAC == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() && HCR_EL2.<NV2,NV1,NV> ==
'111' then
        X[t, 64] = NVMem[0x100];
        X[t, 64] = CPACR\_EL1;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TCPAC == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) && CPTR_EL3.TCPAC == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HCR_EL2.E2H == '1' then
        X[t, 64] = CPTR\_EL2;
        X[t, 64] = CPACR\_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = CPACR\_EL1;
```

When FEAT_VHE is implemented MSR CPACR EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b0001	0b0000	0b010

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && CPTR EL3.TCPAC == '1' then
        UNDEFINED;
    elsif EL2Enabled() && CPTR_EL2.TCPAC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HFGWTR_EL2.CPACR_EL1 == '1'
then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TCPAC == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() && HCR_EL2.<NV2,NV1,NV> ==
'111' then
        NVMem[0x100] = X[t, 64];
        CPACR\_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TCPAC == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) && CPTR_EL3.TCPAC == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HCR_EL2.E2H == '1' then
        CPTR\_EL2 = X[t, 64];
        CPACR\_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    CPACR\_EL1 = X[t, 64];
```

	28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d9	
С	opyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. Th document is Non-Confidentia	is
	document is ivon-confidentic	11.