

## ISR\_EL1, Interrupt Status Register

The ISR\_EL1 characteristics are:

### Purpose

Shows the pending status of the IRQ, FIQ, or SError interrupt.

When executing at EL2, EL3 or Secure EL1 when [SCR\\_EL3.EEL2](#) == 0b0, this shows the pending status of the physical IRQ, FIQ, or SError interrupts.

When executing at either Non-secure EL1 or at Secure EL1 when [SCR\\_EL3.EEL2](#) == 0b1:

- If the [HCR\\_EL2.{IMO,FMO,AMO}](#) bit has a value of 1, the corresponding ISR\_EL1.{I,F,A} bit shows the pending status of the virtual IRQ, FIQ, or SError.
- If the [HCR\\_EL2.{IMO,FMO,AMO}](#) bit has a value of 0, the corresponding ISR\_EL1.{I,F,A} bit shows the pending status of the physical IRQ, FIQ, or SError.

### Configuration

AArch64 System register ISR\_EL1 bits [31:0] are architecturally mapped to AArch32 System register [ISR\[31:0\]](#).

### Attributes

ISR\_EL1 is a 64-bit register.

### Field descriptions

|      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |      |    |    |    |    |    |    |    |    |    |    |    |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------|----|----|----|----|----|----|----|----|----|----|----|
| 63   | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 | 53 | 52 | 51 | 50 | 49 | 48 | 47 | 46 | 45 | 44 | 43   | 42 | 41 | 40 | 39 | 38 | 37 | 36 | 35 | 34 | 33 | 32 |
| RES0 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |      |    |    |    |    |    |    |    |    |    |    |    |
| RES0 |    |    |    |    |    |    |    |    |    | IS |    | FS |    | A  |    | I  |    | F  |    | RES0 |    |    |    |    |    |    |    |    |    |    |    |
| 31   | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11   | 10 | 9  | 8  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |

#### Bits [63:11]

Reserved, res0.

**IS, bit [10]****When FEAT\_NMI is implemented:**

IRQ with Superpriority pending bit. Indicates whether an IRQ interrupt with Superpriority is pending.

| <b>IS</b> | <b>Meaning</b>                                  |
|-----------|---|
| 0b0       | No pending IRQ with Superpriority.              |
| 0b1       | An IRQ interrupt with Superpriority is pending. |

**Otherwise:**

Reserved, res0.

**FS, bit [9]****When FEAT\_NMI is implemented:**

FIQ with Superpriority pending bit. Indicates whether an FIQ interrupt with Superpriority is pending.

| <b>FS</b> | <b>Meaning</b>                                  |
|-----------|---|
| 0b0       | No pending FIQ with Superpriority.              |
| 0b1       | An FIQ interrupt with Superpriority is pending. |

**Otherwise:**

Reserved, res0.

**A, bit [8]**

Error interrupt pending bit. Indicates whether an SError interrupt is pending.

| <b>A</b> | <b>Meaning</b>                  |
|----------|---------------------------------|
| 0b0      | No pending SError.              |
| 0b1      | An SError interrupt is pending. |

If the SError interrupt is edge-triggered, this field is cleared to zero when the physical SError interrupt is taken.

**I, bit [7]**

IRQ pending bit. Indicates whether an IRQ interrupt is pending.

| <b>I</b> | <b>Meaning</b>  |
|----------|-----------------|
| 0b0      | No pending IRQ. |

|     |                              |
|-----|------------------------------|
| 0b1 | An IRQ interrupt is pending. |
|-----|------------------------------|

### Note

This bit indicates the presence of a pending IRQ interrupt regardless of whether the interrupt has Superpriority.

## F, bit [6]

FIQ pending bit. Indicates whether an FIQ interrupt is pending.

| F   | Meaning                      |
|-----|------------------------------|
| 0b0 | No pending FIQ.              |
| 0b1 | An FIQ interrupt is pending. |

### Note

This bit indicates the presence of a pending FIQ interrupt regardless of whether the interrupt has Superpriority.

## Bits [5:0]

Reserved, res0.

## Accessing ISR\_EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, ISR\_EL1

| op0  | op1   | CRn    | CRm    | op2   |
|------|-------|--------|--------|-------|
| 0b11 | 0b000 | 0b1100 | 0b0001 | 0b000 |

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if EL2Enabled() &&
    IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3)) ||
    SCR_EL3.FGTEn == '1') && HFGRTR_EL2.ISR_EL1 == '1'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ISR_EL1;
```

```
elseif PSTATE.EL == EL2 then
    X[t, 64] = ISR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = ISR_EL1;
```

---

[AArch32  
Registers](#)[AArch64  
Registers](#)[AArch32  
Instructions](#)[AArch64  
Instructions](#)[Index by  
Encoding](#)[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.