<u>SME</u>	Index by	<u>Sh</u>
<u>Instructions</u>	Encoding	Pseud

IC

Base

Instructions

Instruction Cache operation. For more information, see op0==0b01, cache maintenance, TLB maintenance, and address translation instructions.

SVE

Instructions

This is an alias of SYS. This means:

SIMD&FP

Instructions

- The encodings in this description are named to match the encodings of SYS.
- The description of <u>SYS</u> gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

is equivalent to

and is the preferred disassembly when SysOp(op1,'0111',CRm,op2) == Sys_IC.

Assembler Symbols

<ic op>

Is an IC instruction name, as listed for the IC system instruction pages, encoded in "op1:CRm:op2":

op1	CRm	op2	<ic_op></ic_op>
000	0001	000	IALLUIS
000	0101	000	IALLU
011	0101	001	IVAU

<op1></op1>	Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.

<cm></cm>	Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the
	"CRm" field.

Operation

The description of $\underline{\text{SYS}}$ gives the operational pseudocode for this instruction.

Internal version only: is a v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu