

TRCRSCTLR<n>, Resource Selection Control Register <n>, n = 2 - 31

The TRCRSCTLR<n> characteristics are:

Purpose

Controls the selection of the resources in the trace unit.

Configuration

External register TRCRSCTLR<n> bits [31:0] are architecturally mapped to AArch64 System register [TRCRSCTLR<n>\[31:0\]](#).

This register is present only when FEAT_ETE is implemented, FEAT_TRC_EXT is implemented and $(\text{UInt}(\text{TRCIDR4.NUMRSPAIR}) + 1) * 2 > n$. Otherwise, direct accesses to TRCRSCTLR<n> are res0.

Resource selector 0 always returns FALSE.

Resource selector 1 always returns TRUE.

Resource selectors are implemented in pairs. Each odd numbered resource selector is part of a pair with the even numbered resource selector that is numbered as one less than it. For example, resource selectors 2 and 3 form a pair.

Attributes

TRCRSCTLR<n> is a 32-bit register.

Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RES0										PAIRINV		INV		GROUP					SELECT													

Bits [31:22]

Reserved, res0.

PAIRINV, bit [21]

When $n \bmod 2 == 0$:

Controls whether the combined result from a resource selector pair is inverted.

PAIRINV	Meaning
0b0	Do not invert the combined output of the 2 resource selectors.
0b1	Invert the combined output of the 2 resource selectors.

If:

- A is the register TRCRSCTLR<n>.
- B is the register TRCRSCTLR<n+1>.

Then the combined output of the 2 resource selectors A and B depends on the value of (A.PAIRINV, A.INV, B.INV) as follows:

- 0b000 -> A and B.
- 0b001 -> Reserved.
- 0b010 -> not(A) and B.
- 0b011 -> not(A) and not(B).
- 0b100 -> not(A) or not(B).
- 0b101 -> not(A) or B.
- 0b110 -> Reserved.
- 0b111 -> A or B.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

INV, bit [20]

Controls whether the resource, that TRCRSCTLR<n>.GROUP and TRCRSCTLR<n>.SELECT selects, is inverted.

INV	Meaning
0b0	Do not invert the output of this selector.
0b1	Invert the output of this selector.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

GROUP, bits [19:16]

Selects a group of resources.

GROUP	Meaning	SELECT
0b0000	External Input Selectors.	<u>SELECT encoding for External Input Selectors</u>
0b0001	PE Comparator Inputs.	<u>SELECT encoding for PE Comparator Inputs</u>
0b0010	Counters and Sequencer.	<u>SELECT encoding for Counters and Sequencer</u>
0b0011	Single-shot Comparator Controls.	<u>SELECT encoding for Single-shot Comparator Controls</u>
0b0100	Single Address Comparators.	<u>SELECT encoding for Single Address Comparators</u>
0b0101	Address Range Comparators.	<u>SELECT encoding for Address Range Comparators</u>
0b0110	Context Identifier Comparators.	<u>SELECT encoding for Context Identifier Comparators</u>
0b0111	Virtual Context Identifier Comparators.	<u>SELECT encoding for Virtual Context Identifier Comparators</u>

All other values are reserved.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

SELECT, bits [15:0]

Resource Specific Controls. Contains the controls specific to the resource group selected by GROUP, described in the following sections.

SELECT encoding for External Input Selectors

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0												EXTIN[3]	EXTIN[2]	EXTIN[1]	EXTIN[0]

Bits [15:4]

Reserved, res0.

EXTIN[<m>], bit [m], for m = 3 to 0

Selects one or more External Inputs.

EXTIN[<m>]	Meaning
0b0	Ignore EXTIN <m>.
0b1	Select EXTIN <m>.

This bit is res0 if m >= [TRCIDR5.NUMEXTINSEL](#).

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

SELECT encoding for PE Comparator Inputs

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0								PECOMP[7]	PECOMP[6]	PECOMP[5]	PECOMP[4]	PECOMP[3]	PECOMP[2]	PECOMP[1]	PECOMP[0]

Bits [15:8]

Reserved, res0.

PECOMP[<m>], bit [m], for m = 7 to 0

Selects one or more PE Comparator Inputs.

PECOMP[<m>]	Meaning
0b0	Ignore PE Comparator Input <m>.
0b1	Select PE Comparator Input <m>.

This bit is res0 if m >= [TRCIDR4](#).NUMPC.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

SELECT encoding for Counters and Sequencer

15141312111098	7	6	5	4	3
RES0	SEQUENCER[3]	SEQUENCER[2]	SEQUENCER[1]	SEQUENCER[0]	COUNTERS[3]

Bits [15:8]

Reserved, res0.

SEQUENCER[<m>], bit [m+4], for m = 3 to 0

Sequencer states.

SEQUENCER[<m>]	Meaning
0b0	Ignore Sequencer state <m>.
0b1	Select Sequencer state <m>.

This bit is res0 if m >= [TRCIDR5](#).NUMSEQSTATE.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

COUNTERS[<m>], bit [m], for m = 3 to 0

Counters resources at zero.

COUNTERS[<m>]	Meaning
----------------------------	----------------

0b0	Ignore Counter <m>.
0b1	Select Counter <m> is zero.

This bit is res0 if m >= [TRCIDR5](#).NUMCNTR.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

SELECT encoding for Single-shot Comparator Controls

15141312111098	7	6	5	4
RES0	SINGLE_SHOT[7]	SINGLE_SHOT[6]	SINGLE_SHOT[5]	SINGLE_SHOT[4]

Bits [15:8]

Reserved, res0.

SINGLE_SHOT[<m>], bit [m], for m = 7 to 0

Selects one or more Single-shot Comparator Controls.

SINGLE_SHOT[<m>]	Meaning
0b0	Ignore Single-shot Comparator Control <m>.
0b1	Select Single-shot Comparator Control <m>.

This bit is res0 if m >= [TRCIDR4](#).NUMSSCC.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

SELECT encoding for Single Address Comparators

15	14	13	12	11	10	9	8	7	6	5	4
SAC[15]	SAC[14]	SAC[13]	SAC[12]	SAC[11]	SAC[10]	SAC[9]	SAC[8]	SAC[7]	SAC[6]	SAC[5]	SAC[4]

SAC[<m>], bit [m], for m = 15 to 0

Selects one or more Single Address Comparators.

SAC[<m>]	Meaning
0b0	Ignore Single Address Comparator <m>.
0b1	Select Single Address Comparator <m>.

This bit is res0 if $m \geq 2 \text{ } \text{---} \text{ } \text{TRCIDR4.NUMACPAIRS}$.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

SELECT encoding for Address Range Comparators

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0								ARC[7]	ARC[6]	ARC[5]	ARC[4]	ARC[3]	ARC[2]	ARC[1]	ARC[0]

Bits [15:8]

Reserved, res0.

ARC[<m>], bit [m], for m = 7 to 0

Selects one or more Address Range Comparators.

ARC[<m>]	Meaning
0b0	Ignore Address Range Comparator <m>.
0b1	Select Address Range Comparator <m>.

This bit is res0 if $m \geq \text{TRCIDR4.NUMACPAIRS}$.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

SELECT encoding for Context Identifier Comparators

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0								CID[7]	CID[6]	CID[5]	CID[4]	CID[3]	CID[2]	CID[1]	CID[0]

Bits [15:8]

Reserved, res0.

CID[<m>], bit [m], for m = 7 to 0

Selects one or more Context Identifier Comparators.

CID[<m>]	Meaning
0b0	Ignore Context Identifier Comparator <m>.
0b1	Select Context Identifier Comparator <m>.

This bit is res0 if m >= [TRCIDR4](#).NUMCIDC.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

SELECT encoding for Virtual Context Identifier Comparators

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0								VMID[7]	VMID[6]	VMID[5]	VMID[4]	VMID[3]	VMID[2]	VMID[1]	VMID[0]

Bits [15:8]

Reserved, res0.

VMID[<m>], bit [m], for m = 7 to 0

Selects one or more Virtual Context Identifier Comparators.

VMID[<m>]	Meaning
0b0	Ignore Virtual Context Identifier Comparator <m>.

0b1	Select Virtual Context Identifier Comparator <m>.
-----	--

This bit is res0 if $m \geq$ [TRCIDR4](#).NUMVMIDC.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

Accessing TRCRSCTLR<n>

Must be programmed if any of the following are true:

- [TRCCNTCTLR<a>](#).RLDEVENT.TYPE == 0 and [TRCCNTCTLR<a>](#).RLDEVENT.SEL == n.
- [TRCCNTCTLR<a>](#).RLDEVENT.TYPE == 1 and [TRCCNTCTLR<a>](#).RLDEVENT.SEL == n/2.
- [TRCCNTCTLR<a>](#).CNTEVENT.TYPE == 0 and [TRCCNTCTLR<a>](#).CNTEVENT.SEL == n.
- [TRCCNTCTLR<a>](#).CNTEVENT.TYPE == 1 and [TRCCNTCTLR<a>](#).CNTEVENT.SEL == n/2.
- [TRCEVENTCTL0R](#).EVENT0.TYPE == 0 and [TRCEVENTCTL0R](#).EVENT0.SEL == n.
- [TRCEVENTCTL0R](#).EVENT0.TYPE == 1 and [TRCEVENTCTL0R](#).EVENT0.SEL == n/2.
- [TRCEVENTCTL0R](#).EVENT1.TYPE == 0 and [TRCEVENTCTL0R](#).EVENT1.SEL == n.
- [TRCEVENTCTL0R](#).EVENT1.TYPE == 1 and [TRCEVENTCTL0R](#).EVENT1.SEL == n/2.
- [TRCEVENTCTL0R](#).EVENT2.TYPE == 0 and [TRCEVENTCTL0R](#).EVENT2.SEL == n.
- [TRCEVENTCTL0R](#).EVENT2.TYPE == 1 and [TRCEVENTCTL0R](#).EVENT2.SEL == n/2.
- [TRCEVENTCTL0R](#).EVENT3.TYPE == 0 and [TRCEVENTCTL0R](#).EVENT3.SEL == n.
- [TRCEVENTCTL0R](#).EVENT3.TYPE == 1 and [TRCEVENTCTL0R](#).EVENT3.SEL == n/2.
- [TRCSEQEVR<a>](#).B.TYPE == 0 and [TRCSEQEVR<a>](#).B.SEL = n.
- [TRCSEQEVR<a>](#).B.TYPE == 1 and [TRCSEQEVR<a>](#).B.SEL = n/2.
- [TRCSEQEVR<a>](#).F.TYPE == 0 and [TRCSEQEVR<a>](#).F.SEL = n.
- [TRCSEQEVR<a>](#).F.TYPE == 1 and [TRCSEQEVR<a>](#).F.SEL = n/2.
- [TRCSEQRSTEVR](#).RST.TYPE == 0 and [TRCSEQRSTEVR](#).RST.SEL == n.
- [TRCSEQRSTEVR](#).RST.TYPE == 1 and [TRCSEQRSTEVR](#).RST.SEL == n/2.
- [TRCTSCTLR](#).EVENT.TYPE == 0 and [TRCTSCTLR](#).EVENT.SEL == n.
- [TRCTSCTLR](#).EVENT.TYPE == 1 and [TRCTSCTLR](#).EVENT.SEL == n/2.
- [TRCVICTLR](#).EVENT.TYPE == 0 and [TRCVICTLR](#).EVENT.SEL == n.

- [TRCVICTLR](#).EVENT.TYPE == 1 and [TRCVICTLR](#).EVENT.SEL == n/2.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

TRCRSCTLR<n> can be accessed through the external debug interface:

Component	Offset	Instance
ETE	$0x200 + (4 * n)$	TRCRSCTLR<n>

This interface is accessible as follows:

- When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

[AArch32
Registers](#)

[AArch64
Registers](#)

[AArch32
Instructions](#)

[AArch64
Instructions](#)

[Index by
Encoding](#)

[External
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.