ex by	Sh
oding	Pseud

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

CMP (immediate)

Compare (immediate) subtracts an optionally-shifted immediate value from a register value. It updates the condition flags based on the result, and discards the result.

This is an alias of SUBS (immediate). This means:

- The encodings in this description are named to match the encodings of <u>SUBS</u> (immediate).
- The description of <u>SUBS (immediate)</u> gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 sf 1 1 1 0 0 0 0 1 0 sh imm12 Rn 1 1 1 1 1 1 0 0 S
```

32-bit (sf == 0)

```
CMP <Wn | WSP>, #<imm>{, <shift>}
is equivalent to
SUBS WZR, <Wn | WSP>, #<imm> {, <shift>}
```

and is always the preferred disassembly.

and is always the preferred disassembly.

64-bit (sf == 1)

```
CMP <Xn | SP>, #<imm>{, <shift>}
is equivalent to
SUBS XZR, <Xn | SP>, #<imm> {, <shift>}
```

Assembler Symbols

<wn wsp></wn wsp>	Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
<xn sp></xn sp>	Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
<imm></imm>	Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.

Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in "sh":

sh	<shift></shift>		
0	LSL #0		
1	LSL #12		

Operation

The description of <u>SUBS (immediate)</u> gives the operational pseudocode for this instruction.

Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
Instructions	Instructions	Instructions	Instructions	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu