ADR

Compute vector address

Optionally sign or zero-extend the least significant 32-bits of each element from a vector of offsets or indices in the second source vector, scale each index by 2, 4 or 8, add to a vector of base addresses from the first source vector, and place the resulting addresses in the destination vector. This instruction is unpredicated.

This instruction is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

It has encodings from 3 classes: <u>Packed offsets</u>, <u>Unpacked 32-bit signed offsets</u> and <u>Unpacked 32-bit unsigned offsets</u>

Packed offsets

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 1 0 0 1 sz 1 Zm 1 0 1 0 msz Zn Zd
```

```
ADR \langle Zd \rangle.\langle T \rangle, [\langle Zn \rangle.\langle T \rangle{, \langle mod \rangle \langle amount \rangle}]
```

```
if !HaveSVE() then UNDEFINED;
constant integer esize = 32 << UInt(sz);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Zd);
constant integer osize = esize;
boolean unsigned = TRUE;
integer mbytes = 1 << UInt(msz);</pre>
```

Unpacked 32-bit signed offsets

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 1 0 0 0 1 Zm 1 0 1 0 msz Zn Zd
```

```
ADR \langle Zd \rangle.D, [\langle Zn \rangle.D, \langle Zm \rangle.D, SXTW{ \langle amount \rangle}]
```

```
if !HaveSVE() then UNDEFINED;
constant integer esize = 64;
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Zd);
constant integer osize = 32;
boolean unsigned = FALSE;
integer mbytes = 1 << UInt(msz);</pre>
```

Unpacked 32-bit unsigned offsets

31 30 29 28 27 26 25 24 23	22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0
0 0 0 0 0 1 0 0 0	1 1 Zm	1 0 1 0 msz Zn	Zd

ADR $\langle Zd \rangle$.D, $[\langle Zn \rangle$.D, $\langle Zm \rangle$.D, UXTW{ $\langle amount \rangle$ }]

```
if !HaveSVE() then UNDEFINED;
constant integer esize = 64;
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Zd);
constant integer osize = 32;
boolean unsigned = TRUE;
integer mbytes = 1 << UInt(msz);</pre>
```

Assembler Symbols

<Zd>

Is the name of the destination scalable vector register, encoded in the "Zd" field.

<T>

Is the size specifier, encoded in "sz":

SZ	<t></t>
0	S
1	D

<Zn>

Is the name of the base scalable vector register, encoded in the "Zn" field.

<Zm>

Is the name of the offset scalable vector register, encoded in the "Zm" field.

<mod>

Is the index extend and shift specifier, encoded in "msz":

msz	<mod></mod>
00	[absent]
x1	LSL
10	LSL

<amount>

Is the index shift amount, encoded in "msz":

msz	<amount></amount>
00	[absent]
01	#1
10	#2
11	#3

Operation

```
CheckNonStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer elements = VL DIV esize;
bits(VL) base = Z[n, VL];
```

```
bits(VL) offs = Z[m, VL];
bits(VL) result;

for e = 0 to elements-1
    bits(esize) addr = Elem[base, e, esize];
    integer offset = Int(Elem[offs, e, esize] < osize-1:0>, unsigned);
    Elem[result, e, esize] = addr + (offset * mbytes);

Z[d, VL] = result;
```

Operational information

If FEAT_SVE2 is implemented or FEAT_SME is implemented, then if PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu