AArch64
Instructions

Index by Encoding External Registers

# ICV\_CTLR\_EL1, Interrupt Controller Virtual Control Register

The ICV CTLR EL1 characteristics are:

# **Purpose**

Controls aspects of the behavior of the GIC virtual CPU interface and provides information about the features implemented.

# **Configuration**

AArch64 System register ICV\_CTLR\_EL1 bits [31:0] are architecturally mapped to AArch32 System register ICV\_CTLR[31:0].

This register is present only when FEAT\_GICv3 is implemented and EL2 is implemented. Otherwise, direct accesses to ICV\_CTLR\_EL1 are undefined.

### **Attributes**

ICV CTLR EL1 is a 64-bit register.

# Field descriptions

636261605958575655545352	51	50	49 48	47	46	454443	424140	393837363534	4 33	32
RES0										
RES0	ExtRange	RSS	RES0	A3V	SEIS	<b>IDbits</b>	<b>PRIbits</b>	RES0	EOlmode	<b>CBPR</b>
313029282726252423222120	19	18	17 16	15	14	131211	10 9 8	7 6 5 4 3 2	1	0

#### Bits [63:20]

Reserved, res0.

#### ExtRange, bit [19]

Extended INTID range (read-only).

ExtRange Meaning
------------------

0b0	CPU interface does not			
	support INTIDs in the range			
	10248191.			

 Behavior is unpredictable if the IRI delivers an interrupt in the range 1024 to 8191 to the CPU interface.

#### Note

Arm strongly recommends that the IRI is not configured to deliver interrupts in this range to a PE that does not support them.

Ob1 CPU interface supports INTIDs in the range 1024..8191

• All INTIDs in the range 1024..8191 are treated as requiring deactivation.

ICV CTLR EL1.ExtRange is an alias of ICC CTLR EL1.ExtRange.

#### **RSS, bit [18]**

Range Selector Support. Possible values are:

RSS	Meaning
0b0	Targeted SGIs with affinity level 0
	values of 0 - 15 are supported.
0b1	Targeted SGIs with affinity level 0
	values of 0 - 255 are supported.

This bit is read-only.

#### Bits [17:16]

Reserved, res0.

#### A3V, bit [15]

Affinity 3 Valid. Read-only and writes are ignored. Possible values are:

A3V	Meaning			
0d0	The virtual CPU interface logic			
	only supports zero values of			
	Affinity 3 in SGI generation			
	System registers.			
0b1	The virtual CPU interface logic			
	supports nonzero values of Affinity			
	3 in SGI generation System			
	registers.			

#### **SEIS, bit [14]**

SEI Support. Read-only and writes are ignored. Indicates whether the virtual CPU interface supports local generation of SEIs:

SEIS	Meaning
0b0	The virtual CPU interface logic
	does not support local generation
	of SEIs.
0b1	The virtual CPU interface logic
	supports local generation of SEIs.

#### **IDbits, bits [13:11]**

Identifier bits. Read-only and writes are ignored. The number of virtual interrupt identifier bits supported:

IDbits	Meaning
0b000	16 bits.
0b001	24 bits.

All other values are reserved.

#### PRIbits, bits [10:8]

Priority bits. Read-only and writes are ignored. The number of priority bits implemented, minus one.

An implementation must implement at least 32 levels of physical priority (5 priority bits).

#### Note

This field always returns the number of priority bits implemented.

The division between group priority and subpriority is defined in the binary point registers ICV BPR0 EL1 and ICV BPR1 EL1.

#### Bits [7:2]

Reserved, res0.

#### **EOImode**, bit [1]

Virtual EOI mode. Controls whether a write to an End of Interrupt register also deactivates the virtual interrupt:

EOImode	Meaning
0b0	ICV_EOIR0_EL1 and
	<u>ICV_EOIR1_EL1</u> provide
	both priority drop and
	interrupt deactivation
	functionality. Accesses to
	<u>ICV_DIR_EL1</u> are
	unpredictable.
0b1	ICV_EOIR0_EL1 and
	<u>ICV_EOIR1_EL1</u> provide
	priority drop functionality
	only. <u>ICV_DIR_EL1</u> provides
	interrupt deactivation
	functionality.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### CBPR, bit [0]

Common Binary Point Register. Controls whether the same register is used for interrupt preemption of both virtual Group 0 and virtual Group 1 interrupts:

CBPR	Meaning		
0b0	ICV_BPR1_EL1 determines the		
	preemption group for virtual		
	Group 1 interrupts.		

```
Non-secure reads of

ICV_BPR1_EL1 return

ICV_BPR0_EL1 plus one,
saturated to 0b111. Non-secure
writes to ICV_BPR1_EL1 are
ignored.
Secure reads of ICV_BPR1_EL1
return ICV_BPR0_EL1. Secure
writes of ICV_BPR1_EL1 modify
ICV_BPR0_EL1.
```

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

# Accessing ICV\_CTLR\_EL1

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, ICC\_CTLR\_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1100	0b100

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR EL3.<IRQ, FIQ> == '11' then
        UNDEFINED;
    elsif ICC SRE EL1.SRE == '0' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && ICH_HCR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.FMO == '1' then
        X[t, 64] = ICV\_CTLR\_EL1;
    elsif EL2Enabled() && HCR_EL2.IMO == '1' then
        X[t, 64] = ICV CTLR EL1;
    elsif HaveEL(EL3) && SCR_EL3.<IRQ,FIQ> == '11'
then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) then
        if SCR_EL3.NS == '0' then
            X[t, 64] = ICC\_CTLR\_EL1\_S;
        else
```

```
X[t, 64] = ICC CTLR EL1 NS;
    else
        X[t, 64] = ICC\_CTLR\_EL1;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && SCR EL3.\langle IRQ, FIQ \rangle == '11' then
        UNDEFINED;
    elsif ICC_SRE_EL2.SRE == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && SCR_EL3.<IRQ,FIQ> == '11'
then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) then
  if SCR_EL3.NS == '0' then
             X[t, 64] = ICC CTLR EL1 S;
        else
             X[t, 64] = ICC CTLR EL1 NS;
    else
        X[t, 64] = ICC\_CTLR\_EL1;
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR EL3.NS == '0' then
             X[t, 64] = ICC\_CTLR\_EL1\_S;
        else
             X[t, 64] = ICC\_CTLR\_EL1\_NS;
```

# MSR ICC\_CTLR\_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1100	0b1100	0b100

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elsif ICC_SRE_EL1.SRE == '0' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && ICH_HCR_EL2.TC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.FMO == '1' then
        ICV\_CTLR\_EL1 = X[t, 64];
    elsif EL2Enabled() && HCR_EL2.IMO == '1' then
        ICV\_CTLR\_EL1 = X[t, 64];
    elsif HaveEL(EL3) && SCR_EL3.<IRQ,FIQ> == '11'
```

```
then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) then
        if SCR_EL3.NS == '0' then
            ICC\_CTLR\_EL1\_S = X[t, 64];
        else
            ICC CTLR EL1 NS = X[t, 64];
    else
        ICC CTLR EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.<IRQ,FIQ> == '11' then
        UNDEFINED;
    elsif ICC_SRE_EL2.SRE == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && SCR EL3.<IRQ,FIQ> == '11'
then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) then
        if SCR EL3.NS == '0' then
            ICC CTLR EL1 S = X[t, 64];
        else
            ICC CTLR EL1 NS = X[t, 64];
    else
        ICC\_CTLR\_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        if SCR_EL3.NS == '0' then
            ICC CTLR EL1 S = X[t, 64];
        else
            ICC\_CTLR\_EL1\_NS = X[t, 64];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.