Index by	Sh
Encoding	Pseud

SIMD&FP **SVE SME** Base Instructions **Instructions** Instructions **Instructions** 

# **FMINP** (scalar)

Floating-point Minimum of Pair of elements (scalar). This instruction compares two vector elements in the source SIMD&FP register and writes the smallest of the floating-point values as a scalar to the destination SIMD&FP register.

When *FPCR*.AH is 0, the behavior is as follows for each pairwise operation:

- Negative zero compares less than positive zero.
- When *FPCR*.DN is 0, if either element is a NaN, the result is a guiet NaN.
- When FPCR.DN is 1, if either element is a NaN, the result is Default NaN.

When *FPCR*.AH is 1, the behavior is as follows for each pairwise operation:

- If both elements are zeros, regardless of the sign of either zero, the result is the second element.
- If either element is a NaN, regardless of the value of *FPCR*.DN, the result is the second element.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see Floating-point exception traps.

Depending on the settings in the CPACR EL1, CPTR EL2, and CPTR EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: Half-precision and Single-precision and double-precision

# **Half-precision** (FEAT\_FP16)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 0 1 1 1 1 0 1 sz 1 1 0 0 0 0 1 1 1 1 1 1 0 Rn Rd 01

```
FMINP \langle V \rangle \langle d \rangle, \langle V n \rangle . \langle T \rangle
```

```
if !IsFeatureImplemented(FEAT_FP16) then UNDEFINED;
integer d = UInt(Rd);
integer n = UInt(Rn);
constant integer esize = 16;
if sz == '1' then UNDEFINED;
constant integer datasize = 32;
```

## Single-precision and double-precision

31 30 29 28 2	7 26 25 24 23	22 21 20 19 18 17	16 15 14 13 12 11 10	9 8 7 6 5	4 3 2 1 0
0 1 1 1 1	1 1 0 1	sz 1 1 0 0 0	0 1 1 1 1 1 0	Rn	Rd
	01	•			

FMINP <V><d>, <Vn>.<T>

```
integer d = UInt(Rd);
integer n = UInt(Rn);

constant integer esize = 32 << UInt(sz);
constant integer datasize = esize * 2;</pre>
```

#### **Assembler Symbols**

<V>

For the half-precision variant: is the destination width specifier, encoded in "sz":

SZ	<v></v>
0	Н
1	RESERVED

For the single-precision and double-precision variant: is the destination width specifier, encoded in "sz":

SZ	<v></v>
0	S
1	D

<d>

Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn>

Is the name of the SIMD&FP source register, encoded in the "Rn" field.

<T>

For the half-precision variant: is the source arrangement specifier, encoded in "sz":

SZ	<t></t>
0	2H
1	RESERVED

For the single-precision and double-precision variant: is the source arrangement specifier, encoded in "sz":

SZ	<t></t>
0	2S
1	2D

# **Operation**

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = \underline{V}[n, datasize];
\underline{V}[d, esize] = \underline{Reduce}(\underline{ReduceOp\_FMIN}, operand, esize);
```

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu