

# GICR\_ICENABLER<n>E, Interrupt Clear-Enable Registers, n = 1 - 2

The GICR\_ICENABLER<n>E characteristics are:

## Purpose

Disables forwarding of the corresponding PPI to the CPU interfaces.

## Configuration

This register is present only when FEAT\_GICv3p1 is implemented. Otherwise, direct accesses to GICR\_ICENABLER<n>E are res0.

A copy of this register is provided for each Redistributor.

## Attributes

GICR\_ICENABLER<n>E is a 32-bit register.

## Field descriptions

31	30	29	28	27	
<a href="#">Clear_enable_bit31</a>	<a href="#">Clear_enable_bit30</a>	<a href="#">Clear_enable_bit29</a>	<a href="#">Clear_enable_bit28</a>	<a href="#">Clear_enable_bit27</a>	<a href="#">Clear_enable_bit26</a>

### Clear\_enable\_bit<x>, bit [x], for x = 31 to 0

For the extended PPI range, controls the forwarding of interrupt number x to the CPU interface. Reads and writes have the following behavior:

Clear_enable_bit<x>	Meaning
0b0	If read, indicates that forwarding of the corresponding interrupt is disabled. If written, has no effect.

0b1

If read, indicates that forwarding of the corresponding interrupt is enabled.  
If written, disables forwarding of the corresponding interrupt.  
After a write of 1 to this bit, a subsequent read of this bit returns 0.

---

The reset behavior of this field is:

- On a GIC reset, this field resets to 0.

For INTID  $m$ , when DIV and MOD are the integer division and modulo operations:

- The corresponding GICR\_ICENABLER< $n$ >E number,  $n$ , is given by  $n = (m-1024) \text{ DIV } 32$ .
- The offset of the required GICR\_ICENABLER< $n$ >E is  $(0 \times 180 + (4 * n))$ .
- The bit number of the required group modifier bit in this register is  $(m-1024) \text{ MOD } 32$ .

## Accessing GICR\_ICENABLER< $n$ >E

When affinity routing is not enabled for the Security state of an interrupt in GICR\_ICENABLER< $n$ >E, the corresponding bit is res0.

When [GICD\\_CTLR.DS](#)==0, bits corresponding to Secure PPIs are RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

**GICR\_ICENABLER< $n$ >E can be accessed through the memory-mapped interfaces:**

Component	Frame	Offset	Instance
GIC Redistributor	SGI_base	$0 \times 0180 + (4 * n)$	GICR_ICENABLER< $n$ >E

Accesses on this interface are **RW**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.