

## GICR\_ICPENDR0, Interrupt Clear-Pending Register 0

The GICR\_ICPENDR0 characteristics are:

### Purpose

Removes the pending state from the corresponding SGI or PPI.

### Configuration

A copy of this register is provided for each Redistributor.

### Attributes

GICR\_ICPENDR0 is a 32-bit register.

### Field descriptions

31	30	29	28	27
<a href="#">Clear_pending_bit31</a>	<a href="#">Clear_pending_bit30</a>	<a href="#">Clear_pending_bit29</a>	<a href="#">Clear_pending_bit28</a>	<a href="#">Clear_pending_bi</a>

#### Clear\_pending\_bit<x>, bit [x], for x = 31 to 0

Removes the pending state from interrupt number x. Reads and writes have the following behavior:

Clear_pending_bit<x>	Meaning
0b0	If read, indicates that the corresponding interrupt is not pending. If written, has no effect.

0b1

If read, indicates that the corresponding interrupt is pending, or active and pending.

If written, changes the state of the corresponding interrupt from pending to inactive, or from active and pending to active. This has no effect in the following cases:

- If the interrupt is not pending and is not active and pending.
- If the interrupt is a level-sensitive interrupt that is pending or active and pending for a reason other than a write to [GICD\\_ISPENDR<n>](#). In this case, if the interrupt signal continues to be asserted, the interrupt remains pending or active and pending.

---

The reset behavior of this field is:

- On a GIC reset, this field resets to an architecturally unknown value.

## Accessing GICR\_ICPENDR0

When affinity routing is not enabled for the Security state of an interrupt in GICR\_ICPENDR0, the corresponding bit is RAZ/WI and equivalent functionality is provided by [GICD\\_ICPENDR<n>](#) with n=0.

This register only applies to SGIs (bits [15:0]) and PPIs (bits [31:16]). For SPIs, this functionality is provided by [GICD\\_ICENABLER<n>](#).

When [GICD\\_CTLR](#).DS == 0, bits corresponding to Secure SGIs and PPIs are RAZ/WI to Non-secure accesses.

**GICR\_ICPENDR0 can be accessed through the memory-mapped interfaces:**

Component	Frame	Offset	Instance
-----------	-------	--------	----------

GIC Redistributor	SGI_base	0x0280	GICR_ICPENDR0
----------------------	----------	--------	---------------

Accesses on this interface are **RW**.

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.