<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Pseu

Pseu

DCPS1

Debug Change PE State to EL1, when executed in Debug state:

- If executed at ELO changes the current Exception level and SP to EL1 using SP EL1.
- Otherwise, if executed at ELx, selects SP ELx.

The target exception level of a DCPS1 instruction is:

- EL1 if the instruction is executed at EL0.
- Otherwise, the Exception level at which the instruction is executed.

When the target Exception level of a DCPS1 instruction is ELx, on executing this instruction:

- ELR ELx becomes unknown.
- SPSR ELx becomes unknown.
- ESR ELx becomes unknown.
- DLR EL0 and DSPSR EL0 become unknown.
- The endianness is set according to *SCTLR ELx*.EE.

This instruction is undefined at EL0 in Non-secure state if EL2 is implemented and HCR EL2.TGE == 1.

This instruction is always undefined in Non-debug state.

For more information on the operation of the DCPS<n> instructions, see *DCPS*.

```
DCPS1 {#<imm>}

if !Halted() then UNDEFINED;
```

Assembler Symbols

<imm>

Is an optional 16-bit unsigned immediate, in the range 0 to 65535, defaulting to 0 and encoded in the "imm16" field.

Operation

<pre>DCPSInstruction(LL);</pre>						
Base	SIMD&FP	SVE	SME	Index by		
Instructions	Instructions	Instructions	Instructions	Encoding		

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56 Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.