<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Pseu

#### **BFXIL**

Bitfield Extract and Insert Low copies a bitfield of <width> bits starting from bit position <lsb> in the source register to the least significant bits of the destination register, leaving the other destination bits unchanged.

This is an alias of BFM. This means:

- The encodings in this description are named to match the encodings of <u>BFM</u>.
- The description of <a href="BFM">BFM</a> gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

```
32-bit (sf == 0 \&\& N == 0)
```

```
is equivalent to

BFM <Wd>>, <Wn>>, #<lsb>+<width>-1)
```

BFXIL <Wd>, <Wn>, #<lsb>, #<width>

and is the preferred disassembly when UInt(imms) >= UInt(immr).

```
64-bit (sf == 1 \&\& N == 1)
```

```
BFXIL <Xd>, <Xn>, #<lsb>, #<width>
is equivalent to

BFM <Xd>, <Xn>, #<lsb>, #(<lsb>+<width>-1)
```

and is the preferred disassembly when UInt(imms) >= UInt(immr).

### **Assembler Symbols**

<wd></wd>	Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
<wn></wn>	Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.
<xd></xd>	Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<xn></xn>	Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.	
<lsb></lsb>	For the 32-bit variant: is the bit number of the lsb of t source bitfield, in the range 0 to 31.	
	For the 64-bit variant: is the bit number of the lsb of the source bitfield, in the range 0 to 63.	
<width></width>	For the 32-bit variant: is the width of the bitfield, in the range 1 to 32- <lsb>.</lsb>	
	For the 64-bit variant: is the width of the bitfield, in the range 1 to 64- <lsb>.</lsb>	

# **Operation**

The description of  $\underline{\mathsf{BFM}}$  gives the operational pseudocode for this instruction.

## **Operational information**

### If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	<u>Index by</u>
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu