# GICR\_ISENABLER0, Interrupt Set-Enable Register 0

The GICR ISENABLER0 characteristics are:

### **Purpose**

Enables forwarding of the corresponding SGI or PPI to the CPU interfaces.

### **Configuration**

A copy of this register is provided for each Redistributor.

#### **Attributes**

GICR ISENABLER0 is a 32-bit register.

### Field descriptions

31 30 29 28 27 26
Set enable bit31Set enable bit30Set enable bit29Set enable bit28Set enable bit27Set enable bit27

#### Set\_enable\_bit<x>, bit [x], for x = 31 to 0

For PPIs and SGIs, controls the forwarding of interrupt number x to the CPU interface. Reads and writes have the following behavior:

Set_enable_bit <x></x>	Meaning
0b0	If read, indicates
	that forwarding of
	the corresponding
	interrupt is
	disabled.
	If written, has no
	effect.

After a write of 1 to this bit, a subsequent read of this bit returns 1.	0b1	subsequent read
--	-----	-----------------

The reset behavior of this field is:

• On a GIC reset, this field resets to 0.

## Accessing GICR\_ISENABLER0

When affinity routing is not enabled for the Security state of an interrupt in GICR\_ISENABLER0, the corresponding bit is RAZ/WI and equivalent functionality is provided by  $\underline{\text{GICD ISENABLER}}$  with n=0.

This register only applies to SGIs (bits [15:0]) and PPIs (bits [31:16]). For SPIs, this functionality is provided by <u>GICD\_ISENABLER<n></u>.

When <u>GICD\_CTLR</u>.DS == 0, bits corresponding to Secure SGIs and PPIs are RAZ/WI to Non-secure accesses.

# GICR\_ISENABLER0 can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Redistributor	_	0x0100	GICR_ISENABLER0

Accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<b>Registers</b>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.