GICR_ICPENDR<n>E, Interrupt Clear-Pending Registers, n = 1 - 2

The GICR ICPENDR<n>E characteristics are:

Purpose

Removes the pending state from the corresponding PPI.

Configuration

This register is present only when FEAT_GICv3p1 is implemented. Otherwise, direct accesses to GICR_ICPENDR<n>E are res0.

A copy of this register is provided for each Redistributor.

Attributes

GICR ICPENDR<n>E is a 32-bit register.

Field descriptions

Clear pending bit31 Clear pending bit30 Clear pending bit29 Clear pending bit28 Clear pending bit29 Clear pending bit29 Clear pending bit28 Clear pending bit29 Clear

Clear pending bit<x>, bit [x], for x = 31 to 0

For the extended PPIs, removes the pending state to interrupt number x. Reads and writes have the following behavior:

_ Clear_pending_bit <x></x>	Meaning		
0b0	If read, indicates that the		
	corresponding interrupt is		
	not pending on this PE.		
	If written, has no effect.		

0b1

If read, indicates that the corresponding interrupt is pending, or active and pending on this PE. If written, changes the state of the corresponding interrupt from pending to inactive, or from active and pending to active. This has no effect in the following cases:

- If the interrupt is not pending and is not active and pending.
- If the interrupt is a level-sensitive interrupt that is pending or active and pending for a reason other than a write to GICR_ISPENDR<n>E. In this case, if the interrupt signal continues to be asserted, the interrupt remains pending or active and pending.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

For INTID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICR_ICPENDR<n>E number, n, is given by n = (m-1024) DIV 32.
- The offset of the required GICR ICPENDR<n>E is (0x200 + (4*n)).
- The bit number of the required group modifier bit in this register is (m-1024) MOD 32.

Accessing GICR ICPENDR<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICR ICPENDR<n>E, the corresponding bit is res0.

When <u>GICD_CTLR</u>.DS==0, bits corresponding to Secure PPIs are RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

GICR_ICPENDR<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Redistributor	_	0x0280 + (4 * n)	GICR_ICPENDR <n>E</n>

Accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
Registers	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

 $28/03/2023\ 16:02;\ 72747e43966d6b97dcbd230a1b3f0421d1ea3d94$

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.