$\begin{tabular}{ll} \underline{Base} & \underline{SIMD\&FP} \\ \underline{Instructions} & \underline{Instructions} \\ \end{tabular}$ 

SVE Instructions SME Instructions

# LD1SH (scalar plus vector)

Gather load signed halfwords to vector (vector index)

Gather load of signed halfwords to active elements of a vector register from memory addresses generated by a 64-bit scalar base plus vector index. The index values are optionally first sign or zero-extended from 32 to 64 bits and then optionally multiplied by 2. Inactive elements will not cause a read from Device memory or signal faults, and are set to zero in the destination vector. This instruction is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

It has encodings from 6 classes:  $\underline{32\text{-bit}}$  scaled offset ,  $\underline{32\text{-bit}}$  unpacked scaled offset ,  $\underline{32\text{-bit}}$  unpacked unscaled offset ,  $\underline{32\text{-bit}}$  unscaled offset scaled offset and  $\underline{64\text{-bit}}$  unscaled offset

### 32-bit scaled offset

```
LD1SH { <Zt>.S }, <Pg>/Z, [<Xn | SP>, <Zm>.S, <mod> #1]
```

```
if !HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer g = UInt(Pg);
constant integer esize = 32;
constant integer msize = 16;
constant integer offs_size = 32;
boolean unsigned = FALSE;
boolean offs_unsigned = xs == '0';
integer scale = 1;
```

### 32-bit unpacked scaled offset

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 1 0 0 0 1 0 0 1 xs 1 Zm 0 0 0 Pg Rn Zt

U ff
```

```
LD1SH { <Zt>.D }, <Pg>/Z, [<Xn | SP>, <Zm>.D, <mod> #1]
```

```
if ! HaveSVE () then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 16;
constant integer offs_size = 32;
```

```
boolean unsigned = FALSE;
boolean offs_unsigned = xs == '0';
integer scale = 1;
32-bit unpacked unscaled offset
```

```
31302928272625 24 23 22212019181716151413121110 9 8 7 6 5 4 3 2 1 0

1 1 0 0 0 1 0 0 1 | xs 0 | Zm | 0 0 0 | Pg | Rn | Zt |

msz<1>msz<0> U ff
```

```
LD1SH { \langle Zt \rangle.D }, \langle Pg \rangle / Z, [\langle Xn | SP \rangle, \langle Zm \rangle.D, \langle mod \rangle]
```

```
if !HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 16;
constant integer offs_size = 32;
boolean unsigned = FALSE;
boolean offs_unsigned = xs == '0';
integer scale = 0;
```

#### 32-bit unscaled offset

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 0 0 0 0 1 0 0 1 xs 0 Zm 0 0 0 Pg Rn Zt

U ff
```

```
LD1SH { <Zt>.S }, <Pg>/Z, [<Xn | SP>, <Zm>.S, <mod>]
```

```
if !HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer g = UInt(Pg);
constant integer esize = 32;
constant integer msize = 16;
constant integer offs_size = 32;
boolean unsigned = FALSE;
boolean offs_unsigned = xs == '0';
integer scale = 0;
```

#### 64-bit scaled offset

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 1 0 0 0 1 0 0 1 1 1 Zm 1 0 0 Pg Rn Zt

U ff
```

```
LD1SH { <Zt>.D }, <Pg>/Z, [<Xn | SP>, <Zm>.D, LSL #1]
```

```
if !HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Zm);
```

```
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 16;
constant integer offs_size = 64;
boolean unsigned = FALSE;
boolean offs_unsigned = TRUE;
integer scale = 1;
```

## 64-bit unscaled offset

31302928272625	24	23	2221	201918171	6 15 14 13	121110	98765	4 3 2 1 0
1 1 0 0 0 1 0	0	1	1 0	Zm	1 0 0	Pg	Rn	Zt
	msz<1>	msz<0>			U ff		-	

# LD1SH { $\langle Zt \rangle$ .D }, $\langle Pg \rangle / Z$ , [ $\langle Xn | SP \rangle$ , $\langle Zm \rangle$ .D]

```
if ! HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 16;
constant integer offs_size = 64;
boolean unsigned = FALSE;
boolean offs_unsigned = TRUE;
integer scale = 0;
```

## **Assembler Symbols**

<zt></zt>	Is the name of the scalable vector register to be transferred, encoded in the "Zt" field.
<pg></pg>	Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<zm></zm>	Is the name of the offset scalable vector register, encoded in

the "Zm" field. <mod>

Is the index extend and shift specifier, encoded in "xs":

XS	<mod></mod>				
0	UXTW				
1	SXTW				

## **Operation**

```
CheckNonStreamingSVEEnabled();
constant integer VL = <u>CurrentVL</u>;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(64) base;
```

```
bits(PL) mask = P[q, PL];
bits(VL) offset;
bits(VL) result;
bits (msize) data;
constant integer mbytes = msize DIV 8;
boolean contiquous = FALSE;
boolean nontemporal = FALSE;
boolean tagchecked = TRUE;
AccessDescriptor accdesc = CreateAccDescSVE (MemOp_LOAD, nontemporal, co
if !AnyActiveElement (mask, esize) then
    if n == 31 && ConstrainUnpredictableBool (Unpredictable_CHECKSPNONEA
         CheckSPAlignment();
    if n == 31 then <a href="CheckSPAlignment">CheckSPAlignment</a>();
    base = if n == 31 then SP[] else X[n, 64];
    offset = \mathbb{Z}[m, VL];
for e = 0 to elements-1
    if ActivePredicateElement(mask, e, esize) then
         integer off = Int(Elem[offset, e, esize] < offs_size-1:0>, offs_unside
         bits(64) addr = base + (off << scale);</pre>
         data = Mem[addr, mbytes, accdesc];
         Elem[result, e, esize] = Extend(data, esize, unsigned);
    else
         \underline{\text{Elem}}[\text{result, e, esize}] = \underline{\text{Zeros}}(\text{esize});
\mathbf{Z}[\mathsf{t}, \mathsf{VL}] = \mathsf{result};
```

## **Operational information**

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then if PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

<u>Base SIMD&FP SVE SME Index by</u>
<u>Instructions Instructions Instructions Encoding</u>

Internal version only: is a v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel ; Build timestamp: 2023-09-18T17:56 Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.