ID_ISAR5_EL1, AArch32 Instruction Set Attribute Register 5

The ID ISAR5 EL1 characteristics are:

Purpose

Provides information about the instruction sets implemented by the PE in AArch32 state.

Must be interpreted with <u>ID_ISAR0_EL1</u>, <u>ID_ISAR1_EL1</u>, <u>ID_ISAR2_EL1</u>, <u>ID_ISAR3_EL1</u>, and <u>ID_ISAR4_EL1</u>.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

Configuration

AArch64 System register ID_ISAR5_EL1 bits [31:0] are architecturally mapped to AArch32 System register ID_ISAR5[31:0].

Attributes

ID ISAR5 EL1 is a 64-bit register.

Field descriptions

When AArch32 is supported:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RES0							
VCMA	RDM	RES0	CRC32	SHA2	SHA1		
21 20 20 20	27 26 25 24	23 22 21 20	10 10 17 16	15 1/ 12 12	11 10 0 0	7 6 5 4	3 2 1 0

Bits [63:32]

Reserved, res0.

VCMA, bits [31:28]

Indicates AArch32 support for complex number addition and multiplication where numbers are stored in vectors. Defined values are:

VCMA	Meaning	

0b0000	The VCMLA and VCADD
	instructions are not
	implemented in AArch32.
0b0001	The VCMLA and VCADD
	instructions are implemented in
	AArch32.

All other values are reserved.

FEAT FCMA implements the functionality identified by 0b0001.

In Armv8.0, Armv8.1, and Armv8.2, the only permitted value is 0b0000.

From Armv8.3, the only permitted value is 0b0001.

RDM, bits [27:24]

Indicates whether the VQRDMLAH and VQRDMLSH instructions are implemented in AArch32 state. Defined values are:

RDM	Meaning	
000000	No VQRDMLAH and	
	VQRDMLSH instructions	
	implemented.	
0b0001	VQRDMLAH and VQRDMLSH	
	instructions implemented.	

All other values are reserved.

FEAT_RDM implements the functionality identified by the value 0b0001.

In Armv8.0, the only permitted value is 0b0000.

From Armv8.1, the only permitted value is 0b0001.

Bits [23:20]

Reserved, res0.

CRC32, bits [19:16]

Indicates whether the CRC32 instructions are implemented in AArch32 state.

CRC32	Meaning
0b0000	CRC32 instructions are not
	implemented.

0b0001	CRC32B, CRC32H, CRC32W,
	CRC32CB, CRC32CH, and
	CRC32CW instructions are
	implemented.

All other values are reserved.

FEAT_CRC32 implements the functionality identified by the value 0b0001.

In Armv8.0, the permitted values are 0b0000 and 0b0001.

From Armv8.1, the only permitted value is 0b0001.

SHA2, bits [15:12]

Indicates whether the SHA2 instructions are implemented in AArch32 state.

SHA2	Meaning	
0b0000	No SHA2 instructions	
	implemented.	
0b0001	SHA256H, SHA256H2,	
	SHA256SU0, and SHA256SU1	
	implemented.	

All other values are reserved.

In Armv8-A, the permitted values are 0b0000 and 0b0001.

SHA1, bits [11:8]

Indicates whether the SHA1 instructions are implemented in AArch32 state.

SHA1	Meaning	
0b0000	No SHA1 instructions	
	implemented.	
0b0001	SHA1C, SHA1P, SHA1M,	
	SHA1H, SHA1SU0, and	
	SHA1SU1 implemented.	

All other values are reserved.

In Armv8-A, the permitted values are 0b0000 and 0b0001.

AES, bits [7:4]

Indicates whether the AES instructions are implemented in AArch32 state.

AES	Meaning	
0b0000	No AES instructions	
	implemented.	
0b0001	AESE, AESD, AESMC, and	
	AESIMC implemented.	
0b0010	As for 0b0001, plus VMULL	
	(polynomial) instructions	
	operating on 64-bit data	
	quantities.	

All other values are reserved.

In Armv8-A, the permitted values are <code>0b0000</code> and <code>0b0010</code>.

SEVL, bits [3:0]

Indicates whether the SEVL instruction is implemented in AArch32 state.

SEVL	Meaning	
0b0000	SEVL is implemented as a NOP.	
0b0001	SEVL is implemented as Send Event Local.	

All other values are reserved.

In Armv8-A, the only permitted value is 0b0001.

Otherwise:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

UNKNOWN				
UNKNOWN				
21 20 20 20 27 26 25 24 22 22 21 20 10 10 17 16 15 14 12 12 11 10 0 0 7 6 5 4 2 2 1 0				

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bits [63:0]

Reserved, unknown.

Accessing ID_ISAR5_EL1

Accesses to this register use the following encodings in the System register encoding space:

op0 op	l CRn	CRm	op2
--------	-------	-----	-----

0b11 | 0b000 | 0b0000 | 0b0010 | 0b101

```
if PSTATE.EL == ELO then
    if IsFeatureImplemented(FEAT IDST) then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_ISAR5_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ID_ISAR5_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID_ISAR5_EL1;
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.