## **LDURB**

Load Register Byte (unscaled) calculates an address from a base register and an immediate offset, loads a byte from memory, zero-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 0 1 1 1 0 0 0 0 1 0 imm9 0 0 Rn Rt

size opc
```

```
LDURB <Wt>, [<Xn | SP>{, #<simm>}]
bits(64) offset = SignExtend(imm9, 64);
```

# **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be

transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or

stack pointer, encoded in the "Rn" field.

<simm> Is the optional signed immediate byte offset, in the range

-256 to 255, defaulting to 0 and encoded in the "imm9"

field.

#### **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
boolean tagchecked = n != 31;
```

## **Operation**

## **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.