<u>SVE</u>	<u>SME</u>	Index by	Sl
<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Pseu</u>

## **MATCH**

Base

Instructions

Detect any matching elements, setting the condition flags

SIMD&FP

Instructions

This instruction compares each active 8-bit or 16-bit character in the first source vector with all of the characters in the corresponding 128-bit segment of the second source vector. Where the first source element detects any matching characters in the second segment it places true in the corresponding element of the destination predicate, otherwise false. Inactive elements in the destination predicate register are set to zero. Sets the first (N), none (Z), !last (C) condition flags based on the predicate result, and the V flag to zero.

This instruction is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

31	30	29	28	27	26	25	24	23 22	21	20 19 18 17 16	15	14	13	12 11 10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	1	size	1	Zm	1	0	0	Pg			Zn			0		P	$\overline{d}$	

```
MATCH \langle Pd \rangle . \langle T \rangle, \langle Pg \rangle / Z, \langle Zn \rangle . \langle T \rangle, \langle Zm \rangle . \langle T \rangle
```

```
if ! HaveSVE2 () then UNDEFINED;
if size IN {'1x'} then UNDEFINED;
constant integer esize = 8 << UInt(size);</pre>
integer q = UInt(Pq);
integer d = <u>UInt</u>(Pd);
integer n = UInt(Zn);
integer m = UInt(Zm);
```

## **Assembler Symbols**

<Pd> Is the name of the destination scalable predicate register,

encoded in the "Pd" field.

<T> Is the size specifier, encoded in "size<0>":

size<0>	<t></t>						
0	В						
1	Н						

<Pq> Is the name of the governing scalable predicate register P0-

P7, encoded in the "Pg" field.

<Zn>Is the name of the first source scalable vector register,

encoded in the "Zn" field.

<Zm>Is the name of the second source scalable vector register,

encoded in the "Zm" field.

## Operation

```
CheckNonStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
constant integer eltspersegment = 128 DIV esize;
bits(PL) mask = P[g, PL];
bits (VL) operand1 = if AnyActiveElement (mask, esize) then Z[n, VL] else
bits (VL) operand2 = if \frac{\text{AnyActiveElement}}{\text{AnyActiveElement}} (mask, esize) then \frac{Z}{\text{Im}} (VL) else
bits(PL) result;
constant integer psize = esize DIV 8;
for e = 0 to elements-1
    if ActivePredicateElement (mask, e, esize) then
         integer segmentbase = e - (e MOD eltspersegment);
         Elem[result, e, psize] = ZeroExtend('0', psize);
        bits(esize) element1 = Elem[operand1, e, esize];
         for i = segmentbase to (segmentbase + eltspersegment) - 1
             bits(esize) element2 = Elem[operand2, i, esize];
             if element1 == element2 then
                  Elem[result, e, psize] = ZeroExtend('1', psize);
    else
         Elem[result, e, psize] = ZeroExtend('0', psize);
PSTATE. <N, Z, C, V> = PredTest (mask, result, esize);
P[d, PL] = result;
```

<u>Base SIMD&FP SVE SME Index by</u> <u>Instructions Instructions Instructions Encoding</u>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Sh

**Pseu** 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.