AArch64 Instructions Index by Encoding

External Registers

TLBI RPAOS, TLB Range Invalidate GPT Information by PA, Outer Shareable

The TLBI RPAOS characteristics are:

Purpose

Invalidates cached copies of GPT entries from TLBs. Details:

- The invalidation applies to TLB entries containing GPT information that relates to a physical address.
- The invalidation affects all TLBs in the Outer Shareable domain.
- Invalidates TLB entries containing GPT information from all levels of the GPT walk that relates to the supplied physical address.
- Invalidations are range-based, invalidating TLB entries starting from the address in BaseADDR, within the range as specified by SIZE.

The full set of TLB maintenance instructions that invalidate cached GPT entries is: <u>TLBI PAALL</u>, <u>TLBI PAALLOS</u>, <u>TLBI RPALOS</u>, and <u>TLBI RPAOS</u>.

These instructions have the same ordering, observability, and completion behavior as all other TLBI instructions.

Configuration

This instruction is present only when FEAT_RME is implemented. Otherwise, direct accesses to TLBI RPAOS are undefined.

Attributes

TLBI RPAOS is a 64-bit System instruction.

Field descriptions

| 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 | 47 46 45 44 | 43 42 41 40 | 39 38 37 36 35 34 33 32 | | | |
|---|-------------|-------------|-------------------------|--|--|--|
| RES0 | SIZE | RES0 | Address | | | |
| Address | | | | | | |

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bits [63:48]

Reserved, res0.

SIZE, bits [47:44]

Size of the range for invalidation.

If SIZE is a reserved value, no TLB entries are required to be invalidated.

| SIZE | Meaning |
|--------|---------|
| 0b0000 | 4KB. |
| 0b0001 | 16KB. |
| 0b0010 | 64KB. |
| 0b0011 | 2MB. |
| 0b0100 | 32MB. |
| 0b0101 | 512MB. |
| 0b0110 | 1GB. |
| 0b0111 | 16GB. |
| 0b1000 | 64GB. |
| 0b1001 | 512GB. |

All other values are reserved.

If SIZE gives a range smaller than the configured physical granule size in <u>GPCCR_EL3</u>.PGS, then the Effective value of SIZE is taken to be the size configured by <u>GPCCR_EL3</u>.PGS.

If <u>GPCCR_EL3</u>.PGS is configured to a reserved value, no TLB entries are required to be invalidated.

If <u>GPCCR_EL3</u>.PGS is configured to different values at the broadcasting PE and receiving PE, no TLB entries are required to be invalidated at the receiving PE.

Bits [43:40]

Reserved, res0.

Address, bits [39:0]

The starting address for the range of the maintenance instruction.

This field is decoded with reference to the value of <u>GPCCR_EL3</u>.PGS to give BaseADDR as follows:

| GPCCR_EL3.PGS | BaseADDR |
|---------------|-------------------|
| 0b00 (4KB) | BaseADDR[51:12] = |
| | Xt[39:0] |

| GPCCR_EL3.PGS | BaseADDR |
|--------------------|-------------------|
| 0b10 (16KB) | BaseADDR[51:14] = |
| | Xt[39:2] |
| 0b01 (64KB) | BaseADDR[51:16] = |
| | Xt[39:4] |

Other bits of BaseADDR are treated as zero, to give the Effective value of BaseADDR.

If the Effective value of BaseADDR is not aligned to the size of the Effective value of SIZE, no TLB entries are required to be invalidated.

If the Effective value of BaseADDR targets an address above the implemented PA range that ID_AA64MMFR0_EL1. PARange indicates, no TLB entries are required to be invalidated.

Executing TLBI RPAOS

Accesses to this instruction use the following encodings in the System instruction encoding space:

TLBI RPAOS{, <Xt>}

| op0 | op1 | CRn | CRm | op2 |
|------|-------|--------|--------|-------|
| 0b01 | 0b110 | 0b1000 | 0b0100 | 0b011 |

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    AArch64.TLBI_RPA(TLBILevel_Any, X[t, 64],
Shareability_OSH);
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.