External

Registers

MAIR2_EL2, Extended Memory Attribute Indirection Register (EL2)

The MAIR2 EL2 characteristics are:

Purpose

Provides the memory attribute encodings corresponding to the possible AttrIndx values in a VMSAv8-64 or VMSAv9-128 translation table entry for stage 1 translations at EL1.

Configuration

This register is present only when FEAT_AIE is implemented. Otherwise, direct accesses to MAIR2 EL2 are undefined.

Attributes

MAIR2 EL2 is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

Attr7 Attr6		Attr6	Attr5 Attr4	Attr4		
	Attr3	Attr2	Attr1 Attr0	Attr0		
$\overline{}$	1 20 20 20 27 26 25 24	22 22 21 20 10 10 17 16	1514121211100007654221	$\overline{}$		

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Attr<n>, bits [8n+7:8n], for n = 7 to 0

Memory Attribute encoding.

When stage 1 Attributes Index Extension is enabled and AttrIndx[3] in a VMSAv8-64 or VMSAv9-128 translation table entry is 1, AttrIndx[2:0] gives the value of <n> in Attr<n>.

When stage 1 Attributes Index Extension is enabled and AttrIndx[3] in a VMSAv8-64 or VMSAv9-128 translation table entry is 0, see MAIR_ELx.Attr

Attr is encoded as follows:

Attr	Meaning
0b0000dd00	Device memory. See encoding of 'dd' for the type of Device memory.

_	
Attr	Meaning
0b0000dd01	If FEAT_XS is
	implemented: Device
	memory with the XS
	attribute set to 0. See
	encoding of 'dd' for the
	type of Device memory.
	Otherwise, unpredictable.
0b0000dd1x	unpredictable.
Obooooiiii,	Normal memory. See
(0000 !=	encoding of 'oooo'
0000 and iiii	and 'iiii' for the type of
!=0000)	Normal Memory.
0b01000000	If FEAT XS is
	implemented: Normal
	Inner Non-cacheable,
	Outer Non-cacheable
	memory with the XS
	attribute set to 0.
	Otherwise, unpredictable.
0b10100000	If FEAT XS is
0010100000	implemented: Normal
	Inner Write-through
	Cacheable, Outer Write-
	through Cacheable, Read-
	Allocate, No-Write
	Allocate, Non-transient
	memory with the XS attribute set to 0.
	•
	Otherwise, A unpredictable.
0b11110000	If FEAT_MTE2 is
	implemented: Tagged
	Normal Inner Write-Back,
	Outer Write-Back, Read-
	Allocate, Write-Allocate
	Non-transient memory.
	Otherwise, unpredictable.
0bxxxx0000,	unpredictable.
where xxxx	
!= 0000 and	
xxxx !=	
0100 and	
xxxx !=	
1010 and	
xxxx !=	
1111	

^{&#}x27;dd' is encoded as follows:

dd	Meaning	
0b00	Device-nGnRnE memory	
0b01	Device-nGnRE memory	
0b10	Device-nGRE memory	
0b11	Device-GRE memory	

'oooo' is encoded as follows:

'0000'	Meaning
0b0000	See encoding of Attr
0b00RW, RW not 0b00	Normal memory, Outer Write-Through Transient
0b0100	Normal memory, Outer Non-cacheable
0b01RW, RW not 0b00	Normal memory, Outer Write-Back Transient
0b10RW	Normal memory, Outer Write-Through Non- transient
0b11RW	Normal memory, Outer Write-Back Non- transient

R = Outer Read-Allocate policy, W = Outer Write-Allocate policy.

'iiii' is encoded as follows:

1	ъ
	Meaning
0000d0	See encoding of Attr
0b00RW, RW not 0b00	Normal memory, Inner Write-Through Transient
0b0100	Normal memory, Inner Non-cacheable
0b01RW, RW	Normal memory, Inner
not 0b00	Write-Back Transient
0b10RW	Normal memory, Inner
	Write-Through Non-
	transient
0b11RW	Normal memory, Inner
	Write-Back Non-
	transient

R = Inner Read-Allocate policy, W = Inner Write-Allocate policy.

The R and W bits in 'oooo' and 'iiii' fields have the following meanings:

R or W	Meaning
0d0	No Allocate
0b1	Allocate

When FEAT_XS is implemented, stage 1 Inner Write-Back Cacheable, Outer Write-Back Cacheable memory types have the XS attribute set to 0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing MAIR2_EL2

When FEAT_VHE is implemented, and <u>HCR_EL2</u>.E2H is 1, without explicit synchronization, accesses from EL2 using the register name MAIR2_EL2 or MAIR2_EL1 are not guaranteed to be ordered with respect to accesses using the other register name.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, MAIR2_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0001	0b001

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.AIEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR_EL3.AIEn == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = MAIR2\_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = MAIR2\_EL2;
```

MSR MAIR2 EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0001	0b001

```
if PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && SCR EL3.AIEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR_EL3.AIEn == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        MAIR2\_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    MAIR2\_EL2 = X[t, 64];
```

MRS <Xt>, MAIR2_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0010	0b001

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.AIEn == '0' then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.TRVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HFGRTR_EL2.nMAIR2_EL1 ==
'0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && SCR_EL3.AIEn == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
```

```
else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() && HCR EL2.<NV2,NV1,NV> ==
'111' then
        X[t, 64] = NVMem[0x280];
    else
        X[t, 64] = MAIR2 EL1;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.AIEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR EL3.AIEn == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HCR_EL2.E2H == '1' then
        X[t, 64] = MAIR2 EL2;
        X[t, 64] = MAIR2 EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = MAIR2\_EL1;
```

MSR MAIR2 EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0010	0b001

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.AIEn == '0' then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.TVM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HFGWTR_EL2.nMAIR2_EL1 ==
'0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && SCR_EL3.AIEn == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() && HCR_EL2.<NV2,NV1,NV> ==
'111' then
        NVMem[0x280] = X[t, 64];
        MAIR2\_EL1 = X[t, 64];
```

```
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.AIEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR EL3.AIEn == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HCR_EL2.E2H == '1' then
        MAIR2\_EL2 = X[t, 64];
    else
        MAIR2 EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    MAIR2\_EL1 = X[t, 64];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.