# PMDEVID, Performance Monitors Device ID register

The PMDEVID characteristics are:

# **Purpose**

Provides information about features of the Performance Monitors implementation.

# **Configuration**

This register is present only when FEAT\_PMUv3\_EXT32 is implemented. Otherwise, direct accesses to PMDEVID are res0.

If FEAT DoPD is implemented, this register is in the Core power domain.

If FEAT\_DoPD is not implemented, this register is in the Debug power domain.

This register is required from Armv8.2 and in any implementation that includes FEAT PCSRv8p2. Otherwise, its location is res0.

## Note

Before Armv8.2, the PC Sample-based Profiling Extension can be implemented in the external debug register space, as indicated by the value of EDDEVID.PCSample.

## **Attributes**

PMDEVID is a 32-bit register.

This register is part of the **PMU** block.

# Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4	3 2 1 0
RES0	PMSS	<b>PCSample</b>

#### Bits [31:8]

Reserved, res0.

## PMSS, bits [7:4]

PMU Snapshot extension. Defined values are:

PMSS	Meaning
000000	PMU snapshot extension not
	implemented.
0b0001	PMU snapshot extension
	implemented.

All other values are reserved.

FEAT\_PMUv3\_SS implements the functionality identified by the value 0b0001.

## PCSample, bits [3:0]

Indicates the level of PC Sample-based Profiling support using Performance Monitors registers.

<b>PCSample</b>	Meaning
0b0000	PC Sample-based Profiling
	Extension is not
	implemented in the
	Performance Monitors
	register space.
0b0001	PC Sample-based Profiling
	Extension is implemented
	in the Performance
	Monitors register space.
0b0010	As 0b0001, and adds
	support for
	PMU.PMPCSCTL.

All other values are reserved.

FEAT\_PCSRv8p2 implements the functionality identified by the value 0b0001.

FEAT\_PCSRv8p9 implements the functionality identified by the value 0b0010.

If FEAT\_PCSRv8p2 is not implemented, then the only permitted value is 0b0000.

From Armv8.2, when FEAT\_PCSRv8p2 is implemented, the value 0b0000 is not permitted.

From Armv8.9, when FEAT\_PCSRv8p9 is implemented, the value 0b0001 is not permitted.

# **Accessing PMDEVID**

Accesses to this register use the following encodings:

## Accessible at offset 0xFC8 from PMU

- When FEAT\_DoPD is implemented and !IsCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

AArch32 AArch64 AA Registers Registers Instr

AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.