# GITS\_CREADR, ITS Read Register

The GITS CREADR characteristics are:

### **Purpose**

Specifies the offset from <u>GITS\_CBASER</u> where the ITS reads the next ITS command.

## **Configuration**

This register is cleared to 0 when a value is written to **GITS CBASER**.

Bits [63:32] and bits [31:0] are accessible separately.

### **Attributes**

GITS CREADR is a 64-bit register.

## Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RES0									
RES0	Offset				RES0				Stalled
31 30 29 28 27 26 25 24 23 22 21 20	19 18 17 16 15 14 13 12 11 10 9 8	7	6	5	4	3	2	1	0

#### Bits [63:20]

Reserved, res0.

#### Offset, bits [19:5]

Bits [19:5] of the offset from <u>GITS\_CBASER</u>. Bits [4:0] of the offset are zero.

#### Bits [4:1]

Reserved, res0.

#### Stalled, bit [0]

Reports whether the processing of commands is stalled because of a command error.

Stalled	Meaning	
---------	---------	--

0b0	ITS command queue is not stalled because of a command
	error.
0b1	ITS command queue is stalled because of a command error.

For more information, see 'The ITS command interface' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

# **Accessing GITS\_CREADR**

### **GITS\_CREADR** can be accessed through the memory-mapped interfaces:

Component	Offset	Instance		
GIC ITS control	0x0090	GITS_CREADR		

Accesses on this interface are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	External
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.