# **ERRCIDR3, Component Identification Register**3

The ERRCIDR3 characteristics are:

## **Purpose**

Provides discovery information about the component.

For more information, see 'About the Component Identification scheme'.

## **Configuration**

Implementation of this register is optional.

ERRCIDR3 is implemented only as part of a memory-mapped group of error records.

#### **Attributes**

ERRCIDR3 is a 32-bit register.

## Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 1	2 11 10 9	8	7	6	5	4	3	2	1	0
RES0					PF	RM	BL	3		

#### Bits [31:8]

Reserved, res0.

#### **PRMBL\_3**, bits [7:0]

Component identification preamble, segment 3.

Reads as 0xB1.

Access to this field is **RO**.

# **Accessing ERRCIDR3**

#### ERRCIDR3 can be accessed through the memory-mapped interfaces:

Component	Offset	Instance

RAS	0xFFC	ERRCIDR3
-----	-------	----------

Accesses on this interface are RO.

AArch32 Registers AArch64 Registers

AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.