AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

PMEVTYPER<n>_EL0, Performance Monitors Event Type Registers, n = 0 - 30

The PMEVTYPER<n> EL0 characteristics are:

Purpose

Configures event counter <n>, where <n> is 0 to 30.

Configuration

External register PMEVTYPER<n>_EL0 bits [63:0] are architecturally mapped to AArch64 System register PMEVTYPER<n> EL0[63:0].

External register PMEVTYPER<n>_EL0 bits [31:0] are architecturally mapped to AArch32 System register PMEVTYPER<n>[31:0].

This register is present only when FEAT_PMUv3_EXT is implemented. Otherwise, direct accesses to PMEVTYPER<n> EL0 are res0.

PMEVTYPER<n> EL0 is in the Core power domain.

If event counter n is not implemented:

- When IsCorePowered() && !DoubleLockStatus() && ! OSLockStatus() && AllowExternalPMUAccess(), accesses are res0.
- Otherwise, it is constrained unpredictable whether accesses to this register are res0 or generate an error response.

Attributes

PMEVTYPER<n> EL0 is a 64-bit register.

This register is part of the **PMU** block.

Field descriptions

6362 61		61	60	_ 59	_ 58	57 56 55	54 53	52	51504948	347 46 45 44	43 42	4140393837	3635343332
TC		1	TE	RES0	SYNC			RES	50			TH	
	PUN	ISK	NSU	NSH	М	MTSH T F	RLKRLU	RLH	RES0	evtCount[3	[5:10]	evtCou	ınt[9:0]
7	3130	29	28	27	26	25 24 23	22 21	20	19181716	15 14 13 12	11 10	9 8 7 6 5	4 3 2 1 0

TC, bits [63:61] When FEAT_PMUv3_EDGE is implemented and PMU.PMEVTYPER<n>_EL0.TE == 1:

Threshold Control.

Defines the threshold function. In the description of this field:

- \bullet V_B is the value the event specified by PMU.PMEVTYPER<n>_EL0 would increment the counter by on a processor cycle if the threshold function is disabled.
- TH is the value of PMEVTYPER<n>.TH.

Comparisons treat $\boldsymbol{V}_{\boldsymbol{B}}$ and TH as unsigned integer values.

TC	Meaning
0b001	Equal to not-equal. The counter increments by 1 on each processor cycle when V _B is not
	equal to TH and V _B was equal to
	TH on the previous processor cycle.
0b010	Equal to/from not-equal. The counter increments by 1 on each processor cycle when either:
	$ullet$ $V_{ m B}$ is not equal to TH and
	V _B was equal to TH on the
	previous processor cycle. • V _B is equal to TH and V _B
	was not equal to TH on the previous processor cycle.
0b011	Not-equal to equal. The counter increments by 1 on each processor cycle when $V_{\rm B}$ is equal
	to TH and V _B was not equal to
	TH on the previous processor cycle.
0b101	Less-than to greater-than-or- equal. The counter increments by 1 on each processor cycle when ${\rm V}_{\rm B}$ is greater than or equal
	to TH and ${ m V}_{ m B}$ was less than TH
	on the previous processor cycle.

- Ob110 Less-than to/from greater-thanor-equal. The counter increments by 1 on each processor cycle when either:
 - V_B is greater than or equal to TH and V_B was less than TH on the previous processor cycle.
 - V_B is less than TH and V_B was greater than or equal to TH on the previous processor cycle.
- Ob111 Greater-than-or-equal to less-than. The counter increments by 1 on each processor cycle when V_B is less than TH and V_B was greater than or equal to TH on the previous processor cycle.

All other values are reserved.

The reset behavior of this field is:

- On a Warm reset:
 - When AArch32 is supported, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

When ((FEAT_PMUv3_EDGE is implemented and PMU.PMEVTYPER<n>_EL0.TE == 0) or FEAT_PMUv3_EDGE is not implemented) and FEAT_PMUv3_TH is implemented:

Threshold Control.

Defines the threshold function. In the description of this field:

- V_B is the value the event specified by PMU.PMEVTYPER<n>_EL0 would increment the counter by on a processor cycle if the threshold function is disabled.
- TH is the value of PMEVTYPER<n>.TH.

Comparisons treat $V_{\rm R}$ and TH as unsigned integer values.

TC	Meaning	
10	Meaning	

000d0	Not-equal. The counter increments by V _B on each
	processor cycle when V _B is not
0b001	equal to TH. If TH is zero, the threshold function is disabled. Not-equal, count. The counter increments by 1 on each processor cycle when $V_{\rm B}$ is not
0b010	equal to TH. Equals. The counter increments by V_{B} on each processor cycle
	when V _B is equal to TH.
0b011	Equals, count. The counter increments by 1 on each processor cycle when $V_{\mbox{\footnotesize B}}$ is equal
0b100	to TH. Greater-than-or-equal. The counter increments by $\boldsymbol{V}_{\boldsymbol{B}}$ on
	each processor cycle when V_{R} is
0b101	greater than or equal to TH. Greater-than-or-equal, count. The counter increments by 1 on each processor cycle when $V_{\rm B}$ is
0b110	greater than or equal to TH. Less-than. The counter increments by $V_{\rm B}$ on each
	processor cycle when $V_{\overline{B}}$ is less
0b111	than TH. Less-than, count. The counter increments by 1 on each processor cycle when $V_{\rm B}$ is less
	than TH.

- On a Warm reset:
 - $\,^{\circ}$ When AArch32 is supported, this field resets to 0.
 - $^{\circ}$ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Threshold Control.

Defines the threshold function. In the description of this field:

- V_B is the value the event specified by PMU.PMEVTYPER<n>_EL0 would increment the counter by on a processor cycle if the threshold function is disabled.
- TH is the value of PMEVTYPER<n>.TH.

Comparisons treat $\boldsymbol{V}_{\boldsymbol{R}}$ and TH as unsigned integer values.

TE, bit [60] When FEAT PMUv3 EDGE is implemented:

Threshold Edge. Enables the edge condition. When PMEVTYPER<n>.TE is 1, the event counter increments on cycles when the result of the threshold condition changes. See PMEVTYPER<n>.TC for more information.

TE	Meaning
0b0	Threshold edge condition disabled.
0b1	Threshold edge condition enabled.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bit [59]

Reserved, res0.

SYNC, bit [58] When FEAT SEBEP is implemented:

Synchronous Mode. Controls whether a PMU exception generated by the counter is synchronous or asynchronous.

SYNC	Meaning
0d0	Asynchronous PMU exception is enabled.
0b1	Synchronous PMU exception is enabled.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bits [57:44]

Reserved, res0.

TH, bits [43:32] When FEAT PMUv3 TH is implemented:

Threshold value. Provides the unsigned value for the threshold function defined by PMEVTYPER<n> EL0.TC.

If PMEVTYPER<n>_EL0.TC is 0b000 and PMEVTYPER<n>_EL0.TH is zero, then the threshold function is disabled.

If <u>PMMIR_EL1</u>.THWIDTH is less than 12, then bits PMEVTYPER<n>_EL0.TH[11:<u>PMMIR_EL1</u>.THWIDTH] are res0. This accounts for the behavior when writing a value greater-than-oregual-to 2^(PMMIR_EL1.THWIDTH).

The reset behavior of this field is:

- On a Warm reset:
 - When AArch32 is supported, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

P, bit [31]

EL1 filtering. Controls counting events in EL1.

P	Meaning
0b0	This field has no effect on filtering
	of events.
0b1	Events in EL1 are not counted.

If Secure and Non-secure states are implemented, then counting events in Non-secure EL1 is further controlled by PMEVTYPER<n>_EL0.NSK.

If FEAT_RME is implemented, then counting events in Realm EL1 is further controlled by PMEVTYPER<n> EL0.RLK.

If EL3 is implemented, then counting events in EL3 is further controlled by PMEVTYPER<n>_EL0.M.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

U, bit [30]

EL0 filtering. Controls counting events in EL0.

U	Meaning
0d0	This field has no effect on filtering
	of events.
0b1	Events in EL0 are not counted.

If Secure and Non-secure states are implemented, then counting events in Non-secure EL0 is further controlled by PMEVTYPER<n>_EL0.NSU.

If FEAT_RME is implemented, then counting events in Realm EL0 is further controlled by PMEVTYPER<n> EL0.RLU.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

NSK, bit [29] When EL3 is implemented:

Non-secure EL1 filtering. Controls counting events in Non-secure EL1. If PMEVTYPER<n>_EL0.NSK is not equal to PMEVTYPER<n>_EL0.P, then events in Non-secure EL1 are not counted. Otherwise, PMEVTYPER<n>_EL0.NSK has no effect on filtering of events in Non-secure EL1.

NSK	Meaning
0b0	When PMEVTYPER <n>_EL0.P</n>
	== 0, this field has no effect on
	filtering of events.
	When PMEVTYPER <n>_EL0.P</n>
	== 1, events in Non-secure EL1
	are not counted.
0b1	When PMEVTYPER <n> EL0.P</n>
	== 0, events in Non-secure EL1
	are not counted.
	When PMEVTYPER <n>_EL0.P</n>
	== 1, this field has no effect on
	filtering of events.

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

NSU, bit [28] When EL3 is implemented:

Non-secure EL0 filtering. Controls counting events in Non-secure EL0. If PMEVTYPER<n>_EL0.NSU is not equal to PMEVTYPER<n>_EL0.U, then events in Non-secure EL0 are not counted. Otherwise, PMEVTYPER<n>_EL0.NSU has no effect on filtering of events in Non-secure EL0.

NSU	Meaning
0b0	When PMEVTYPER <n>_EL0.U</n>
	== 0, this field has no effect on
	filtering of events.
	When PMEVTYPER <n>_EL0.U</n>
	== 1, events in Non-secure EL0
	are not counted.
0b1	When PMEVTYPER <n> EL0.U</n>
	== 0, events in Non-secure EL0
	are not counted.
	When PMEVTYPER <n>_EL0.U</n>
	== 1, this field has no effect on
	filtering of events.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

NSH, bit [27] When EL2 is implemented:

EL2 filtering. Controls counting events in EL2.

NSH	Meaning
0b0	Events in EL2 are not counted.

0b1	This field has no effect on filtering
	of events.

If EL3 is implemented and FEAT_SEL2 is implemented, then counting events in Secure EL2 is further controlled by PMEVTYPER<n>_EL0.SH.

If FEAT_RME is implemented, then counting events in Realm EL2 is further controlled by PMEVTYPER<n> EL0.RLH.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

M, bit [26] When EL3 is implemented:

EL3 filtering. Controls counting events in EL3. If PMEVTYPER<n>_EL0.M is not equal to PMEVTYPER<n>_EL0.P, then events in EL3 are not counted. Otherwise, PMEVTYPER<n> EL0.M has no effect on filtering of events in EL3.

M	Meaning
0b0	When PMEVTYPER $<$ n $> EL0.P ==$
	0, this field has no effect on
	filtering of events.
	When $PMEVTYPER < n > EL0.P ==$
	1, events in EL3 are not counted.
0b1	When PMEVTYPER $<$ n $> EL0.P ==$
	0, events in EL3 are not counted.
	When PMEVTYPER <n>_EL0.P ==</n>
	1, this field has no effect on
	filtering of events.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

MT, bit [25]

When (FEAT_MTPMU is implemented and enabled) or an IMPLEMENTATION DEFINED multi-threaded PMU Extension is implemented:

Multithreading.

MT	Meaning
0d0	Count events only on controlling PE.
0b1	Count events from any PE with the same affinity at level 1 and above as this PE.

Note

- When the lowest level of affinity consists of logical PEs that are implemented using a multi-threading type approach, an implementation is described as multithreaded. That is, the performance of PEs at the lowest affinity level is highly interdependent.
- Events from a different thread of a multithreaded implementation are not Attributable to the thread counting the event.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

SH, bit [24]

When EL3 is implemented and FEAT_SEL2 is implemented:

Secure EL2 filtering. Controls counting events in Secure EL2. If PMEVTYPER<n>_EL0.SH is equal to PMEVTYPER<n>_EL0.NSH, then events in Secure EL2 are not counted. Otherwise, PMEVTYPER<n>_EL0.SH has no effect on filtering of events in Secure EL2.

SH Meaning

0d0	When PMEVTYPER <n>_EL0.NSH == 0, events in Secure EL2 are not counted.</n>
	When PMEVTYPER <n>_EL0.NSH</n>
	== 1, this field has no effect on
	filtering of events.
0b1	When PMEVTYPER <n> EL0.NSH</n>
	== 0, this field has no effect on
	filtering of events.
	When PMEVTYPER <n>_EL0.NSH</n>
	== 1, events in Secure $\overline{E}L2$ are not
	counted.

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- When !IsSecureEL2Enabled(), access to this field is **RESO**.
- Otherwise, access to this field is RW.

Otherwise:

Reserved, res0.

T, bit [23]

When FEAT_TME is implemented:

Transactional state filtering bit. Controls counting of Attributable events in Non-transactional state.

T	Meaning	
0b0	This bit has no effect on the	
	filtering of events.	
0b1	Do not count Attributable events in	
	Non-transactional state.	

For each Unattributable event, it is implementation defined whether the filtering applies.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

RLK, bit [22]

When FEAT RME is implemented:

Realm EL1 (kernel) filtering bit. Controls counting in Realm EL1.

If the value of this bit is equal to the value of the PMEVTYPER<n> EL0.P bit, events in Realm EL1 are counted.

Otherwise, events in Realm EL1 are not counted.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

RLU, bit [21]

When FEAT RME is implemented:

Realm EL0 (unprivileged) filtering bit. Controls counting in Realm EL0.

If the value of this bit is equal to the value of the PMEVTYPER<n>_EL0.U bit, events in Realm EL0 are counted.

Otherwise, events in Realm EL0 are not counted.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

RLH, bit [20]

When FEAT RME is implemented:

Realm EL2 filtering bit. Controls counting in Realm EL2.

If the value of this bit is not equal to the value of the PMEVTYPER<n> EL0.NSH bit, events in Realm EL2 are counted.

Otherwise, events in Realm EL2 are not counted.

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bits [19:16]

Reserved, res0.

evtCount[15:10], bits [15:10] When FEAT PMUv3p1 is implemented:

Extension to evtCount[9:0]. For more information, see evtCount[9:0].

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

evtCount[9:0], bits [9:0]

Event to count. The event number of the event that is counted by event counter PMU.PMEVCNTR<n> EL0.

Software must program this field with an event that is supported by the PE being programmed.

The ranges of event numbers allocated to each type of event are shown in 'Allocation of the PMU event number space'.

If FEAT_PMUv3p8 is implemented and PMEVTYPER<n>_EL0.evtCount is programmed to an event that is reserved or not supported by the PE, no events are counted and the value returned by a direct or external read of the PMEVTYPER<n>_EL0.evtCount field is the value written to the field.

Note

Arm recommends this behavior for all implementations of FEAT_PMUv3.

Otherwise, if PMEVTYPER<n>_EL0.evtCount is programmed to an event that is reserved or not supported by the PE, the behavior depends on the value written:

- For the range 0x0000 to 0x003F, no events are counted and the value returned by a direct or external read of the PMEVTYPER<n>_EL0.evtCount field is the value written to the field.
- If FEAT_PMUv3p1 is implemented, for the range 0x4000 to 0x403F, no events are counted and the value returned by a direct or external read of the PMEVTYPER<n>_EL0.evtCount field is the value written to the field.
- For other values, it is unpredictable what event, if any, is counted, and the value returned by a direct or external read of the PMEVTYPER<n> EL0.evtCount field is unknown.

Note

unpredictable means the event must not expose privileged information.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing PMEVTYPER<n>_EL0

If FEAT_PMUv3_EXT32 is implemented, and at least one of FEAT_PMUv3_TH or FEAT_PMUv3p8 is implemented, then bits [63:32] of this interface are accessible at offset $0 \times A00 + (4*n)$. Otherwise accesses at this offset are implementation defined.

Note

SoftwareLockStatus() depends on the type of access attempted and AllowExternalPMUAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

Accesses to this register use the following encodings:

When FEAT_PMUv3_EXT64 is implemented [63:0] Accessible at offset 0x400 + (8 * n) from PMU

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
- Otherwise, accesses to this register are RW.

When FEAT_PMUv3_EXT32 is implemented

[31:0] Accessible at offset 0x400 + (4 * n) from PMU

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
- When SoftwareLockStatus(), accesses to this register are **RO**.
- Otherwise, accesses to this register are **RW**.

When FEAT_PMUv3_EXT32 is implemented and (FEAT_PMUv3_TH is implemented or FEAT_PMUv3p8 is implemented)

[63:32] Accessible at offset 0xA00 + (4
* n) from PMU

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
- When SoftwareLockStatus(), accesses to this register are **RO**.
- Otherwise, accesses to this register are **RW**.

AArch32 Registers AArch64 Registers

AArch32 Instructions AArch64 Instructions

Index by Encoding

External Registers

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.