MPAMHCR_EL2, MPAM Hypervisor Control Register (EL2)

The MPAMHCR EL2 characteristics are:

Purpose

Controls the PARTID virtualization features of MPAM. It controls the mapping of virtual PARTIDs into physical PARTIDs in $\underline{\text{MPAM0_EL1}}$ when EL0 VPMEN == 1 and in $\underline{\text{MPAM1_EL1}}$ when EL1 VPMEN == 1.

Configuration

This register is present only when FEAT_MPAM is implemented and MPAMIDR_EL1.HAS_HCR == 1. Otherwise, direct accesses to MPAMHCR EL2 are undefined.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

MPAMHCR_EL2 is a 64-bit register.

Field descriptions

63 62616059585756555453525150494847464544434241			39	938373635	34	33
	RES0					
TRAP_MPAMIDR_EL1	RES0	GSTAPP	PLK	RES0	EL1	_VP
31	302928272625242322212019181716151413121110 9	8	7	6 5 4 3	2	1

Bits [63:32]

Reserved, res0.

TRAP MPAMIDR EL1, bit [31]

Trap accesses from EL1 to MPAMIDR EL1 to EL2.

TRAP_MPAMIDR_EL1	Meaning	
0b0	This control does	
	not cause any	
	instructions to	
	be trapped.	

0b1	Direct accesses
	to
	MPAMIDR EL1
	from EL1 are
	trapped to EL2.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 1.
 - When EL3 is implemented, this field resets to an architecturally unknown value.

Bits [30:9]

Reserved, res0.

GSTAPP_PLK, bit [8]

Make the PARTIDs at EL0 the same as the PARTIDs at EL1. When executing at EL0, EL2 is enabled, <u>HCR_EL2</u>.TGE == 0 and GSTAPP_PLK = 1, <u>MPAM1_EL1</u> is used instead of <u>MPAM0_EL1</u> to generate MPAM labels for memory requests.

GSTAPP_PLK	Meaning
000	MPAM0_EL1 is used to generate MPAM labels
01.4	when executing at ELO.
0b1	MPAM1_EL1 is used to generate MPAM labels
	when executing at ELO
	with EL2 enabled and
	\underline{HCR} $\underline{EL2}$. $\underline{TGE} == 0$.
	Otherwise MPAM0_EL1
	is used.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bits [7:2]

Reserved, res0.

EL1 VPMEN, bit [1]

Enable the virtual PARTID mapping of the PARTID fields in MPAM1_EL1 when executing at EL1. This bit also enables virtual PARTID mapping when MPAM1_EL1 is used to generate MPAM labels for memory requests at EL0 due to GSTAPP_PLK == 1.

EL1_VPMEN	Meaning
0b0	MPAM1_EL1.PARTID_I and
	<u>MPAM1_EL1</u> .PARTID_D
	are physical PARTIDs that
	are used to label memory
	system requests.
0b1	MPAM1 EL1.PARTID I and
	MPAM1_EL1.PARTID_D
	are virtual PARTIDs that
	are used to index the
	PhyPARTID fields of
	MPAMVPM0_EL2 to
	<u>MPAMVPM7_EL2</u> registers
	to map the virtual PARTID
	into a physical PARTID to
	label memory system
	requests.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

ELO_VPMEN, bit [0]

Enable the virtual PARTID mapping of the PARTID fields of MPAM0 EL1 unless HCR EL2.E2H == 1 and HCR EL2.TGE == 1.

When <u>HCR_EL2</u>.E2H == 1 and <u>HCR_EL2</u>.TGE == 1, EL0_VPMEN is ignored and MPAM0 EL1 PARTID fields are not mapped.

When <u>MPAMHCR_EL2</u>.GSTAPP_PLK == 1 and <u>HCR_EL2</u>.TGE == 0, <u>MPAM1_EL1</u> is used as the source of PARTIDs and the virtual PARTID mapping of <u>MPAM1_EL1</u> PARTIDs is controlled by <u>MPAMHCR_EL2</u>.EL1 VPMEN.

EL0_VPMEN	Meaning
0b0	MPAM0_EL1.PARTID_I and
	MPAMO EL1.PARTID D
	are physical PARTIDs that
	are used to label memory
	system requests.

0b1	MPAMO_EL1.PARTID_I and MPAMO_EL1.PARTID_D are virtual PARTIDs that are used to index the PhyPARTID fields of MPAMVPMO_EL2 to MPAMVPM7_EL2 registers to map the virtual PARTID into a physical PARTID to
	label memory system
	requests.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing MPAMHCR_EL2

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, MPAMHCR EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0100	0b000

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        X[t, 64] = NVMem[0x930];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        if HaveEL(EL3) && MPAM3 EL3.TRAPLOWER == '1'
then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = MPAMHCR\_EL2;
```

```
elsif PSTATE.EL == EL3 then
  X[t, 64] = MPAMHCR_EL2;
```

MSR MPAMHCR_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b0100	0b000

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.<NV2, NV> == '11' then
        NVMem[0x930] = X[t, 64];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1'
then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        MPAMHCR\_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
   MPAMHCR\_EL2 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.