# LD1B (scalar plus immediate, single register)

Contiguous load unsigned bytes to vector (immediate index)

Contiguous load of unsigned bytes to elements of a vector register from the memory address generated by a 64-bit scalar base and immediate index in the range -8 to 7 which is multiplied by the vector's in-memory size, irrespective of predication, and added to the base address. Inactive elements will not cause a read from Device memory or signal a fault, and are set to zero in the destination vector.

It has encodings from 4 classes: <u>8-bit element</u>, <u>16-bit element</u>, <u>32-bit element</u> and <u>64-bit element</u>

### 8-bit element

```
31302928272625242322 21 2019181716151413121110 9 8 7 6 5 4 3 2 1 0 1 0 1 0 0 1 0 0 0 0 0 imm4 1 0 1 Pg Rn Zt dtype<0>
```

```
LD1B { <Zt>.B }, <Pg>/Z, [<Xn | SP>{, #<imm>, MUL VL}]
```

```
if ! HaveSVE() && ! HaveSME() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer g = UInt(Pg);
constant integer esize = 8;
constant integer msize = 8;
boolean unsigned = TRUE;
integer offset = SInt(imm4);
```

# 16-bit element

```
31302928272625242322 21 2019181716151413121110 9 8 7 6 5 4 3 2 1 0 1 0 1 0 0 1 0 0 0 0 1 0 imm4 1 0 1 Pg Rn Zt dtype<0>
```

```
LD1B { <Zt>.H }, <Pg>/Z, [<Xn | SP>{, #<imm>, MUL VL}]
```

```
if ! HaveSVE() && ! HaveSME() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer g = UInt(Pg);
constant integer esize = 16;
constant integer msize = 8;
boolean unsigned = TRUE;
integer offset = SInt(imm4);
```

### 32-bit element

31 30 29 28 27 26 25 24 23 22	21	20 19 18 17 16 15	5 14 13 12 11 10	9 8 7 6 5	4 3 2 1 0
1 0 1 0 0 1 0 0 0 1	0	0 imm4 1	0 1 Pg	Rn	Zt

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
                dtype < 3type < 0 >
        LD1B { <Zt>.S }, <Pg>/Z, [<Xn | SP>{, #<imm>, MUL VL}]
    if !HaveSVE() && !HaveSME() then UNDEFINED;
    integer t = UInt(Zt);
    integer n = UInt(Rn);
    integer g = UInt(Pg);
    constant integer esize = 32;
    constant integer msize = 8;
    boolean unsigned = TRUE;
    integer offset = SInt(imm4);
64-bit element
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  

1 0 1 0 0 1 0 0 0 1 1 0 imm4 1 0 1 Pg Rn Zt
```

```
dtype<3type<0>
```

```
LD1B { <Zt>.D }, <Pg>/Z, [<Xn | SP>{, #<imm>, MUL VL}]
```

```
if ! <a href="HaveSVE">HaveSME</a>() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 8;
boolean unsigned = TRUE;
integer offset = SInt(imm4);
```

### **Assembler Symbols**

<zt></zt>	Is the name of the scalable vector register to be transferred, encoded in the "Zt" field.
<pg></pg>	Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<imm></imm>	Is the optional signed immediate vector offset, in the range

-8 to 7, defaulting to 0, encoded in the "imm4" field.

### Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(64) base;
bits (PL) mask = P[q, PL];
bits(VL) result;
bits (msize) data;
```

```
constant integer mbytes = msize DIV 8;
boolean contiquous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = n != 31;
AccessDescriptor accdesc = CreateAccDescSVE (MemOp_LOAD, nontemporal, co
if !AnyActiveElement (mask, esize) then
    if n == 31 && ConstrainUnpredictableBool(Unpredictable_CHECKSPNONEA
         CheckSPAlignment();
else
    if n == 31 then <a href="CheckSPAlignment">CheckSPAlignment</a>();
    base = if n == 31 then SP[] else X[n, 64];
for e = 0 to elements-1
    if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
         integer eoff = (offset * elements) + e;
         bits(64) addr = base + eoff * mbytes;
         data = Mem[addr, mbytes, accdesc];
         Elem[result, e, esize] = Extend(data, esize, unsigned);
    else
         Elem[result, e, esize] = Zeros(esize);
\mathbf{Z}[\mathsf{t}, \mathsf{VL}] = \mathsf{result};
```

## **Operational information**

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then if PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.