Sh

Pseu

# LDRH (immediate)

Load Register Halfword (immediate) loads a halfword from memory, zeroextends it, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset. For information about memory accesses, see Load/Store addressing modes. It has encodings from 3 classes: Post-index, Pre-index and Unsigned offset

### **Post-index**

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4
0 1 1 1 1 0 0 0 0 1 0
                                    imm9
                                                   0 1
                                                                          Rt
                                                             Rn
size
                     opc
```

```
LDRH <Wt>, [<Xn | SP>], #<simm>
```

```
boolean wback = TRUE;
boolean postindex = TRUE;
bits(64) offset = SignExtend(imm9, 64);
```

#### **Pre-index**

```
31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0
|0 1|1 1 1|0|0 0|0 1|0|
                                             imm9
                                                                                            Rt
                                                                           Rn
size
                          opc
```

```
LDRH <Wt>, [<Xn | SP>, #<simm>]!
```

```
boolean wback = TRUE;
boolean postindex = FALSE;
bits(64) offset = SignExtend(imm9, 64);
```

## **Unsigned offset**

```
31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0
0 1 1 1 1 0 0 1 0 1
                                             imm12
                                                                           Rn
                                                                                           Rt
size
                          opc
```

```
LDRH <Wt>, [<Xn | SP>{, #<pimm>}]
```

```
boolean wback = FALSE;
boolean postindex = FALSE;
bits (64) offset = LSL (ZeroExtend (imm12, 64), 1);
```

For information about the constrained unpredictable behavior of this instruction, see Architectural Constraints on UNPREDICTABLE behaviors, and particularly *LDRH* (immediate).

# **Assembler Symbols**

<Wt> Is the 32-bit name of the general-purpose register to be

transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or

stack pointer, encoded in the "Rn" field.

<simm> Is the signed immediate byte offset, in the range -256 to

255, encoded in the "imm9" field.

<pimm> Is the optional positive immediate byte offset, a multiple of

2 in the range 0 to 8190, defaulting to 0 and encoded in the

"imm12" field as <pimm>/2.

### **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);

boolean tagchecked = wback | | n != 31;

boolean wb_unknown = FALSE;
Constraint c;

if wback && n == t && n != 31 then
    c = ConstrainUnpredictable(Unpredictable WBOVERLAPLD);
    assert c IN {Constraint WBSUPPRESS, Constraint UNKNOWN, case c of
        when Constraint WBSUPPRESS wback = FALSE; // writeback is su when Constraint UNKNOWN wb_unknown = TRUE; // writeback is when Constraint UNDEF UNDEFINED;
    when Constraint NOP EndOfInstruction();
```

## **Operation**

```
address = bits(64) UNKNOWN;
elsif postindex then
   address = address + offset;
if n == 31 then
   SP[] = address;
else
   X[n, 64] = address;
```

## **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu