# **PMSWINC\_ELO, Performance Monitors** Software Increment Register

The PMSWINC EL0 characteristics are:

### **Purpose**

Increments a counter that is configured to count the Software increment event, event 0x00. For more information, see 'SW INCR'.

### Configuration

AArch64 System register PMSWINC EL0 bits [31:0] are architecturally mapped to AArch32 System register PMSWINC[31:0].

AArch64 System register PMSWINC EL0 bits [31:0] are architecturally mapped to External register **PMU.PMSWINC** EL0[31:0] when FEAT PMUv3 EXT32 is implemented and FEAT PMUv3p9 is not implemented.

This register is present only when FEAT PMUv3 is implemented. Otherwise, direct accesses to PMSWINC EL0 are undefined.

#### **Attributes**

PMSWINC EL0 is a 64-bit register.

### Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 RES<sub>0</sub>

#### Bits [63:31]

Reserved, res0.

#### P < m >, bit [m], for m = 30 to 0

Software increment.

P <m></m>	Meaning	
0b0	Write is ignored.	

```
Increment

PMEVCNTR<m>_EL0, if

PMEVCNTR<m>_EL0 is

configured to count software
increment events.
```

Accessing this field has the following behavior:

- This field ignores writes if any of the following are true:
  - All of the following are true:
    - FEAT PMUv3p9 is implemented.
    - Accessed at EL0.
    - PMUSERENR EL0.{UEN,SW} == {1,0}.
    - PMUACR EL1.P<m> == 0.
  - All of the following are true:
    - EL2 is implemented and enabled in the current Security state.
    - $m \ge UInt(MDCR EL2.HPMN)$ .
    - Accessed at EL0 or EL1.
  - $\circ$  m >= UInt(PMCR EL0.N).
- Otherwise access to this field is write-only.

### Accessing PMSWINC\_EL0

Accesses to this register use the following encodings in the System register encoding space:

## MSR PMSWINC EL0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b011	0b1001	0b1100	0b100

```
if PSTATE.EL == ELO then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR_ELO.<SW,EN> == '00' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR EL2. <E2H, TGE> != '11'
&& IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3)
| SCR_EL3.FGTEn == '1') && HDFGWTR_EL2.PMSWINC_EL0
== '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
```

```
if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMSWINC ELO = X[t, 64];
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR EL3.TPM == '1' then
        UNDEFINED:
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT FGT) && (!HaveEL(EL3) | |
SCR EL3.FGTEn == '1') && HDFGWTR EL2.PMSWINC EL0 ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED:
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMSWINC\_EL0 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) && MDCR EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMSWINC ELO = X[t, 64];
elsif PSTATE.EL == EL3 then
    PMSWINC_ELO = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.