	<u>Sr</u>
<u>Ps</u>	eu

Base SIMD&FP SVE SME Index by Instructions Instructions Instructions Encoding

ADD (immediate)

Add (immediate) adds a register value and an optionally-shifted immediate value, and writes the result to the destination register.

This instruction is used by the alias MOV (to/from SP).

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  

sf 0 0 1 0 0 0 1 0 sh imm12 Rn Rd

op S
```

32-bit (sf == 0)

```
ADD <Wd | WSP>, <Wn | WSP>, #<imm>{, <shift>}
```

64-bit (sf == 1)

```
ADD <Xd SP>, <Xn SP>, #<imm>{, <shift>}

integer d = UInt(Rd);
integer n = UInt(Rn);
constant integer datasize = 32 << UInt(sf);
bits(datasize) imm;

case sh of
   when '0' imm = ZeroExtend(imm12, datasize);
   when '1' imm = ZeroExtend(imm12:Zeros(12), datasize);</pre>
```

Assembler Symbols

<wd wsp></wd wsp>	Is the 32-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
<wn wsp></wn wsp>	Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
<xd sp></xd sp>	Is the 64-bit name of the destination general-purpose register or stack pointer, encoded in the "Rd" field.
<xn sp></xn sp>	Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
<imm></imm>	Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.

<shift>

Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in "sh":

sh	<shift></shift>	
0	LSL #0	
1	LSL #12	

Alias Conditions

Alias Is preferred when

Operation

Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu