AArch64 Instructions Index by Encoding External Registers

# ERRIMPDEF<n>, IMPLEMENTATION DEFINED Register <n>, n = 0 - 191

The ERRIMPDEF<n> characteristics are:

## **Purpose**

implementation defined RAS extensions.

#### **Configuration**

This register is present only when the Common Fault Injection Model Extension is not implemented, UInt(ERRDEVID.NUM) <= 32 and an implementation implements ERRIMPDEF<n>. Otherwise, direct accesses to ERRIMPDEF<n> are res0.

#### **Attributes**

ERRIMPDEF<n> is a 64-bit register.

#### Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32			
IMPLEMENTATION DEFINED			
IMPLEMENTATION DEFINED			
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0			

#### **IMPLEMENTATION DEFINED, bits [63:0]**

implementation defined.

## Accessing ERRIMPDEF<n>

# ERRIMPDEF<n> can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
RAS	0x800 + (8	ERRIMPDEF <n></n>
	* n)	

Accesses on this interface are **RW**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.