

## ERR<n>PFGF, Error Record <n> Pseudo-fault Generation Feature Register, n = 0 - 65534

The ERR<n>PFGF characteristics are:

### Purpose

Defines which common architecturally-defined fault generation features are implemented.

### Configuration

This register is present only when error record <n> is implemented, the node implements the Common Fault Injection Model Extension (ERR<n>FR.INJ != 0b00) and error record <n> is the first error record owned by a node. Otherwise, direct accesses to ERR<n>PFGF are res0.

[ERR<n>FR](#) describes the features implemented by the node.

### Attributes

ERR<n>PFGF is a 64-bit register.

### Field descriptions

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
RES0																															
RES0	R	SYN	NA	RES0												MV	AV	PN	ER	CI	CE	DE	UE	OU	ER	UE	U	UC	OF		
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### Bits [63:31]

Reserved, res0.

#### R, bit [30]

Restartable. Support for Error Generation Counter restart mode.

R	Meaning
0b0	The node does not support this feature. <a href="#">ERR&lt;n&gt;PFGCTL</a> .R is res0.
0b1	Error Generation Counter restart mode is implemented and is controlled by <a href="#">ERR&lt;n&gt;PFGCTL</a> .R. <a href="#">ERR&lt;n&gt;PFGCTL</a> .R is a read/write field.

## SYN, bit [29]

Syndrome. Fault syndrome injection.

SYN	Meaning
0b0	When an injected error is recorded, the node sets <a href="#">ERR&lt;n&gt;STATUS</a> .{IERR, SERR} to implementation defined values. <a href="#">ERR&lt;n&gt;STATUS</a> .{IERR, SERR} are unknown when <a href="#">ERR&lt;n&gt;STATUS</a> .V is 0.
0b1	When an injected error is recorded, the node does not update the <a href="#">ERR&lt;n&gt;STATUS</a> .{IERR, SERR} fields. <a href="#">ERR&lt;n&gt;STATUS</a> .{IERR, SERR} are writable when <a href="#">ERR&lt;n&gt;STATUS</a> .V is 0.

### Note

If ERR<n>PFGF.SYN is 1 then software can write specific values into the [ERR<n>STATUS](#).{IERR, SERR} fields when setting up a fault injection event. The sets of values that can be written to these fields is implementation defined.

## NA, bit [28]

No access required. Defines whether this component fakes detection of the error on an access to the component or spontaneously in the fault injection state.

NA	Meaning
0b0	The component fakes detection of the error on an access to the component.
0b1	The component fakes detection of the error spontaneously in the fault injection state.

## Bits [27:13]

Reserved, res0.

## MV, bit [12]

Miscellaneous syndrome.

Defines whether software can control all or part of the syndrome recorded in the ERR<n>MISC<m> registers when an injected error is recorded.

It is implementation defined which ERR<n>MISC<m> syndrome fields, if any, are updated by the node when an injected error is recorded. Some syndrome fields might always be updated by the node when an error, including an injected error, is recorded. For example, a corrected error counter might always be updated when any countable error, including a injected countable error, is recorded.

<b>MV</b>	<b>Meaning</b>
0b0	<p>When an injected error is recorded, the node might update the ERR&lt;n&gt;MISC&lt;m&gt; registers:</p> <ul style="list-style-type: none"><li>• If any syndrome is recorded by the node in the ERR&lt;n&gt;MISC&lt;m&gt; registers, then <a href="#">ERR&lt;n&gt;STATUS</a>.MV is set to 1.</li><li>• Otherwise, <a href="#">ERR&lt;n&gt;STATUS</a>.MV is unchanged.</li></ul>

If the node always sets [ERR<n>STATUS](#).MV to 1 when recording an injected error then [ERR<n>PFGCTL](#).MV might be RAO/WI. Otherwise [ERR<n>PFGCTL](#).MV is res0.

0b1 When an injected error is recorded, the node might update some, but not all ERR<n>MISC<m> syndrome fields:

- If any syndrome is recorded by the node in the ERR<n>MISC<m> registers, then [ERR<n>STATUS](#).MV is set to 1.
- Otherwise, [ERR<n>STATUS](#).MV is set to [ERR<n>PFGCTL](#).MV.

ERR<n>MISC<m> syndrome fields that are not updated by the node are writable when [ERR<n>STATUS](#).MV is 0.

If the node always sets [ERR<n>STATUS](#).MV to 1 when recording an injected error then [ERR<n>PFGCTL](#).MV is RAO/WI. Otherwise [ERR<n>PFGCTL](#).MV is a read/write field.

---

If ERR<n>PFGF.MV is 1, software can write specific additional syndrome values into the ERR<n>MISC<m> registers when setting up a fault injection event. The permitted values that can be written to these registers are implementation defined.

## AV, bit [11]

Address syndrome. Defines whether software can control the address recorded in [ERR<n>ADDR](#) when an injected error is recorded.

AV	Meaning
0b0	<p>When an injected error is recorded, the node might record an address in <a href="#">ERR&lt;n&gt;ADDR</a>. If an address is recorded in <a href="#">ERR&lt;n&gt;ADDR</a>, then <a href="#">ERR&lt;n&gt;STATUS</a>.AV is set to 1. Otherwise, <a href="#">ERR&lt;n&gt;ADDR</a> and <a href="#">ERR&lt;n&gt;STATUS</a>.AV are unchanged.</p> <p>If the node always records an address and sets <a href="#">ERR&lt;n&gt;STATUS</a>.AV to 1 when recording an injected error then <a href="#">ERR&lt;n&gt;PFGCTL</a>.AV might be RAO/WI. Otherwise <a href="#">ERR&lt;n&gt;PFGCTL</a>.AV is res0.</p>

0b1 When an injected error is recorded, the node does not update [ERR<n>ADDR](#) and does one of:

- Sets [ERR<n>STATUS](#).AV to [ERR<n>PFGCTL](#).AV. [ERR<n>PFGCTL](#).AV is a read/write field.
- Sets [ERR<n>STATUS](#).AV to 1. [ERR<n>PFGCTL](#).AV is RAO/WI.

[ERR<n>ADDR](#) is writable when [ERR<n>STATUS](#).AV is 0.

---

If [ERR<n>PFGF](#).AV is 1 then software can write a specific address value into [ERR<n>ADDR](#) when setting up a fault injection event.

### PN, bit [10]

**When the node supports this flag:**

Poison flag. Describes how the fault generation feature of the node sets the [ERR<n>STATUS](#).PN status flag.

PN	Meaning
0b0	When an injected error is recorded, it is implementation defined whether the node sets <a href="#">ERR&lt;n&gt;STATUS</a> .PN to 1. <a href="#">ERR&lt;n&gt;PFGCTL</a> .PN is res0.
0b1	When an injected error is recorded, <a href="#">ERR&lt;n&gt;STATUS</a> .PN is set to <a href="#">ERR&lt;n&gt;PFGCTL</a> .PN. <a href="#">ERR&lt;n&gt;PFGCTL</a> .PN is a read/write field.

This behavior replaces the architecture-defined rules for setting the [ERR<n>STATUS](#).PN bit.

**Otherwise:**

Reserved, RAZ.

### ER, bit [9]

**When the node supports this flag:**

Error Reported flag. Describes how the fault generation feature of the node sets the [ERR<n>STATUS](#).ER status flag.

ER	Meaning
0b0	When an injected error is recorded, the node sets <a href="#">ERR&lt;n&gt;STATUS</a> .ER according to the architecture-defined rules for setting the ER field. <a href="#">ERR&lt;n&gt;PFGCTL</a> .ER is res0.

0b1 When an injected error is recorded, [ERR<n>STATUS](#).ER is set to [ERR<n>PFGCTL](#).ER. This behavior replaces the architecture-defined rules for setting the ER bit. [ERR<n>PFGCTL](#).ER is a read/write field.

---

**Otherwise:**

Reserved, RAZ.

**CI, bit [8]**

**When the node supports this flag:**

Critical Error flag. Describes how the fault generation feature of the node sets the [ERR<n>STATUS](#).CI status flag.

CI	Meaning
0b0	When an injected error is recorded, it is implementation defined whether the node sets <a href="#">ERR&lt;n&gt;STATUS</a> .CI to 1. <a href="#">ERR&lt;n&gt;PFGCTL</a> .CI is res0.
0b1	When an injected error is recorded, <a href="#">ERR&lt;n&gt;STATUS</a> .CI is set to <a href="#">ERR&lt;n&gt;PFGCTL</a> .CI. <a href="#">ERR&lt;n&gt;PFGCTL</a> .CI is a read/write field.

This behavior replaces the architecture-defined rules for setting the [ERR<n>STATUS](#).CI bit.

**Otherwise:**

Reserved, RAZ.

**CE, bits [7:6]**

**When the node supports this type of error:**

Corrected Error generation. Describes the types of Corrected error that the fault generation feature of the node can generate.

CE	Meaning
0b00	The fault generation feature of the node does not generate Corrected errors. <a href="#">ERR&lt;n&gt;PFGCTL</a> .CE is res0.

0b01	The fault generation feature of the node allows generation of a non-specific Corrected error, that is, a Corrected error that is recorded by setting <a href="#">ERR&lt;n&gt;STATUS.CE</a> to 0b10. <a href="#">ERR&lt;n&gt;PFGCTL.CE</a> is a read/write field. The values 0b10 and 0b11 in <a href="#">ERR&lt;n&gt;PFGCTL.CE</a> are reserved.
0b11	The fault generation feature of the node allows generation of transient or persistent Corrected errors, that is, Corrected errors that are recorded by setting <a href="#">ERR&lt;n&gt;STATUS.CE</a> to 0b01 or 0b11 respectively. <a href="#">ERR&lt;n&gt;PFGCTL.CE</a> is a read/write field. The value 0b01 in <a href="#">ERR&lt;n&gt;PFGCTL.CE</a> is reserved.

---

All other values are reserved.

If [ERR<n>FR.FRX](#) is 1 then [ERR<n>FR.CE](#) indicates whether the node supports this type of error.

#### Otherwise:

Reserved, RAZ.

#### DE, bit [5]

##### When the node supports this type of error:

Deferred Error generation. Describes whether the fault generation feature of the node can generate Deferred errors.

DE	Meaning
0b0	The fault generation feature of the node does not generate Deferred errors. <a href="#">ERR&lt;n&gt;PFGCTL.DE</a> is res0.
0b1	The fault generation feature of the node allows generation of Deferred errors. <a href="#">ERR&lt;n&gt;PFGCTL.DE</a> is a read/write field.

---

If [ERR<n>FR.FRX](#) is 1 then [ERR<n>FR.DE](#) indicates whether the node supports this type of error.

**Otherwise:**

Reserved, RAZ.

**UEO, bit [4]****When the node supports this type of error:**

Latent or Restartable Error generation. Describes whether the fault generation feature of the node can generate Latent or Restartable errors.

UEO	Meaning
0b0	The fault generation feature of the node does not generate Latent or Restartable errors. <a href="#">ERR&lt;n&gt;PFGCTL</a> .UEO is res0.
0b1	The fault generation feature of the node allows generation of Latent or Restartable errors. <a href="#">ERR&lt;n&gt;PFGCTL</a> .UEO is a read/write field.

If [ERR<n>FR](#).FRX is 1 then [ERR<n>FR](#).UEO indicates whether the node supports this type of error.

**Otherwise:**

Reserved, RAZ.

**UER, bit [3]****When the node supports this type of error:**

Signaled or Recoverable Error generation. Describes whether the fault generation feature of the node can generate Signaled or Recoverable errors.

UER	Meaning
0b0	The fault generation feature of the node does not generate Signaled or Recoverable errors. <a href="#">ERR&lt;n&gt;PFGCTL</a> .UER is res0.
0b1	The fault generation feature of the node allows generation of Signaled or Recoverable errors. <a href="#">ERR&lt;n&gt;PFGCTL</a> .UER is a read/write field.

If [ERR<n>FR](#).FRX is 1 then [ERR<n>FR](#).UER indicates whether the node supports this type of error.



**Otherwise:**

Reserved, RAZ.

**UEU, bit [2]**

**When the node supports this type of error:**

Unrecoverable Error generation. Describes whether the fault generation feature of the node can generate Unrecoverable errors.

UEU	Meaning
0b0	The fault generation feature of the node does not generate Unrecoverable errors. <a href="#">ERR&lt;n&gt;PFGCTL</a> .UEU is res0.
0b1	The fault generation feature of the node allows generation of Unrecoverable errors. <a href="#">ERR&lt;n&gt;PFGCTL</a> .UEU is a read/write field.

If [ERR<n>FR](#).FRX is 1 then [ERR<n>FR](#).UEU indicates whether the node supports this type of error.

**Otherwise:**

Reserved, RAZ.

**UC, bit [1]**

**When the node supports this type of error:**

Uncontainable Error generation. Describes whether the fault generation feature of the node can generate Uncontainable errors.

UC	Meaning
0b0	The fault generation feature of the node does not generate Uncontainable errors. <a href="#">ERR&lt;n&gt;PFGCTL</a> .UC is res0.
0b1	The fault generation feature of the node allows generation of Uncontainable errors. <a href="#">ERR&lt;n&gt;PFGCTL</a> .UC is a read/write field.

If [ERR<n>FR](#).FRX is 1 then [ERR<n>FR](#).UC indicates whether the node supports this type of error.

#### Otherwise:

Reserved, RAZ.

#### OF, bit [0]

##### When the node supports this flag:

Overflow flag. Describes how the fault generation feature of the node sets the [ERR<n>STATUS](#).OF status flag.

OF	Meaning
0b0	When an injected error is recorded, the node sets <a href="#">ERR&lt;n&gt;STATUS</a> .OF according to the architecture-defined rules for setting the OF field. <a href="#">ERR&lt;n&gt;PFGCTL</a> .OF is res0.
0b1	When an injected error is recorded, <a href="#">ERR&lt;n&gt;STATUS</a> .OF is set to <a href="#">ERR&lt;n&gt;PFGCTL</a> .OF. This behavior replaces the architecture-defined rules for setting the OF bit. <a href="#">ERR&lt;n&gt;PFGCTL</a> .OF is a read/write field.

#### Otherwise:

Reserved, RAZ.

## Accessing ERR<n>PFGF

ERR<n>PFGF can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
RAS	0x800 + (64 * n)	ERR<n>PFGF

Accesses on this interface are **RO**.

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbdd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.