AArch64
Instructions

Index by Encoding

External Registers

DBGBCR<n>_EL1, Debug Breakpoint Control Registers, n = 0 - 63

The DBGBCR<n> EL1 characteristics are:

Purpose

Holds control information for a breakpoint. Forms breakpoint n together with value register <a href="DBGBVR<n">DBGBVR<n EL1.

Configuration

External register DBGBCR<n>_EL1 bits [63:0] are architecturally mapped to AArch64 System register DBGBCR<n>_EL1[63:0].

External register DBGBCR<n>_EL1 bits [31:0] are architecturally mapped to AArch32 System register DBGBCR<n>[31:0].

DBGBCR<n> EL1 is in the Core power domain.

If breakpoint n is not implemented then accesses to this register are:

- res0 when IsCorePowered() && !DoubleLockStatus() && ! OSLockStatus() && AllowExternalDebugAccess().
- A constrained unpredictable choice of res0 or ERROR otherwise.

Attributes

DBGBCR<n> EL1 is a 64-bit register.

Field descriptions

63 62	61	6059585756	55545352	51504948	4746	45	44434241	4039	383	7 36	35	3433	32
	RES0												
LBN	SSCE	MASK	BT	LBN	SSC	НМС	RES0	В	AS	RES	0BT2	PMC	Е
31 30	29	2827262524	23222120	19181716	1514	13	121110 9	8 7	6 '	5 4	3	2 1	0

When the E field is zero, all the other fields in the register are ignored.

Bits [63:32]

Reserved, res0.

LBNX, bits [31:30]

When FEAT Debugv8p9 is implemented:

Linked Breakpoint Number.

For Linked address matching breakpoints, with DBGBCR<n>_EL1.LBN, specifies the index of the breakpoint linked to.

For all other breakpoint types, this field is ignored and reads of the register return an unknown value.

This field extends DBGBCR<n>_EL1.LBN to support up to 64 implemented breakpoints.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

SSCE, bit [29]

When FEAT RME is implemented:

Security State Control Extended.

The fields that indicate when the breakpoint can be generated are: HMC, PMC, SSC, and SSCE. These fields must be considered in combination, and the values that are permitted for these fields are constrained.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

MASK, bits [28:24]

When FEAT ABLE is implemented:

Address Mask. Only address ranges up to 2GB can be watched using a single mask.

	MASK	Meaning Meaning
--	------	-----------------

0b00000	No mask.
0b000110b11111	Number of address bits masked.

All other values are reserved.

Indicates the number of masked address bits, from 0b00011 masking 3 address bits (0x0000007 mask for address) to 0b11111 masking 31 address bits (0x7FFFFFFFF mask for address).

If programmed with a reserved value, the breakpoint behaves as if either:

- DBGBCR<n>_EL1.MASK has been programmed with a defined value, which might be 0 (no mask), other than for a direct read of DBGBCR<n> EL1.
- The breakpoint is disabled.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

BT, bits [23:20]

Breakpoint Type.

With DBGBCR<n>_EL1.BT2 when implemented, specifies breakpoint type.

BT	Meaning	Applies when
0b0000	Unlinked instruction address match. DBGBVR <n>_EL1 is the address of an instruction.</n>	
0b0001	Linked instruction address match. As 0b0000, but linked to a breakpoint that has linking enabled.	

0b0010	Unlinked Context ID match. When FEAT_VHE is implemented, EL2 is using AArch64, the Effective value of HCR_EL2.E2H is 1, and either the PE is executing at EL0 with HCR_EL2.TGE set to 1 or the PE is executing at EL2, then DBGBVR<n>_EL1.ContextID must match the CONTEXTIDR_EL2 value. Otherwise, DBGBVR<n>_EL1.ContextID must must must match the DBGBVR<n>_EL1.ContextID must must must must must must must must</n></n></n>	When breakpoint n is context- aware
0b0011	match the <u>CONTEXTIDR_EL1</u> value. As 0b0010, with linking enabled.	When breakpoint n is context- aware
0b0100	Unlinked instruction address mismatch. <a href="mailto:DBGBVR<n>_EL1">DBGBVR<n>_EL1</n> is the address of an instruction.	When FEAT_ABLE is implemented or EL1 is using AArch32
0b0101	Linked instruction address mismatch. As 0b0100, but linked to a breakpoint that has linking enabled.	When FEAT_ABLE is implemented or EL1 is using AArch32
0b0110	Unlinked CONTEXTIDR_EL1 match. DBGBVR <n>_EL1.ContextID is a Context ID compared against CONTEXTIDR_EL1.</n>	When FEAT_VHE is implemented and breakpoint n is context-
0b0111	As 0b0110, with linking enabled.	aware When FEAT_VHE is implemented and breakpoint n is context-
0b1000	Unlinked VMID match. DBGBVR <n>_EL1.VMID is a VMID compared against VTTBR_EL2.VMID.</n>	aware When EL2 is implemented and breakpoint n is context- aware

0b1001	As 0b1000, with linking enabled.	When EL2 is implemented and
01.1010	Linkinka d VMID and Contact ID match	breakpoint n is context- aware
0b1010	Unlinked VMID and Context ID match. DBGBVR <n>_EL1.ContextID is a Context ID compared against CONTEXTIDR_EL1, and</n>	When EL2 is implemented and breakpoint n
0b1011	<pre>DBGBVR<n>_EL1.VMID is a VMID compared against VTTBR_EL2.VMID. As 0b1010, with linking enabled.</n></pre>	is context- aware When EL2 is
		implemented and breakpoint n
0b1100	Unlinked CONTEXTIDR_EL2 match.	is context- aware When
	<pre>DBGBVR<n>_EL1.ContextID2 is a Context ID compared against CONTEXTIDR_EL2.</n></pre>	FEAT_VHE is implemented
		and breakpoint n is context-
0b1101	As 0b1100, with linking enabled.	aware When FEAT_VHE is
		implemented and breakpoint n
		is context- aware
0b1110	Unlinked Full Context ID match. <u>DBGBVR<n>_EL1</n></u> .ContextID is compared against <u>CONTEXTIDR_EL1</u> ,	When FEAT_VHE is
	and DBGBVR <n>_EL1.ContextID2 is compared against CONTEXTIDR_EL2.</n>	implemented and breakpoint n
		is context- aware
0b1111	As 0b1110, with linking enabled.	When FEAT_VHE is
		implemented and breakpoint n
		is context- aware

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

LBN, bits [19:16]

Linked Breakpoint Number.

For Linked address matching breakpoints, with DBGBCR<n>_EL1.LBNX when implemented, specifies the index of the breakpoint linked to.

For all other breakpoint types, this field is ignored and reads of the register return an unknown value.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

SSC, bits [15:14]

Security state control. Determines the Security states under which a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the HMC and PMC fields, and there are constraints on the permitted values of the {HMC, SSC, PMC} fields. For more information, including the effect of programming the fields to a reserved set of values, see 'Reserved DBGBCR<n> EL1.{SSC, HMC, PMC} values'.

For more information on the operation of the SSC, HMC, and PMC fields, see 'Execution conditions for which a breakpoint generates Breakpoint exceptions'.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

HMC, bit [13]

Higher mode control. Determines the debug perspective for deciding when a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the SSC and PMC fields, and there are constraints on the permitted values of the {HMC, SSC, PMC} fields. For more information see <a href="DBGBCR<n>_EL1.SSC description.

For more information on the operation of the SSC, HMC, and PMC fields, see 'Execution conditions for which a breakpoint generates Breakpoint exceptions'.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Bits [12:9]

Reserved, res0.

BAS, bits [8:5] When AArch32 is supported:

Byte address select. Defines which half-words an address-matching breakpoint matches, regardless of the instruction set and Execution state.

The permitted values depend on the breakpoint type.

For Address match breakpoints in either AArch32 or AArch64 state, the permitted values are:

BAS	Match instruction at	Constraint for debuggers
0b0011	DBGBVR <n>_EL1</n>	Use for T32 instructions
0b1100	DBGBVR <n>_EL1 + 2</n>	Use for T32 instructions
0b1111	DBGBVR <n>_EL1</n>	Use for A64 and A32 instructions

All other values are reserved.

For more information, see 'Using the BAS field in Address Match breakpoints'.

For Address mismatch breakpoints in an AArch32 stage 1 translation regime, the permitted values are:

BAS	Match instruction at	Constraint for debuggers
000000	-	Use for a match anywhere breakpoint
0b0011	DBGBVR <n>_EL1</n>	Use for stepping T32 instructions

BAS	Match instruction at	Constraint for debuggers
0b1100	DBGBVR <n>_EL1 + 2</n>	Use for stepping T32 instructions
0b1111	DBGBVR <n>_EL1</n>	Use for stepping A64 and A32 instructions

For more information, see 'Using the BAS field in Address Match breakpoints'.

For Context matching breakpoints, this field is res1 and ignored.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res1.

Bit [4]

Reserved, res0.

BT2, bit [3] When FEAT ABLE is implemented:

Breakpoint Type 2. With DBGBCR<n>_EL1.BT, specifies breakpoint type.

BT2	Meaning			
0d0	As DBGBCR <n>_EL1.BT.</n>			
0b1	As DBGBCR <n>_EL1.BT, but with</n>			
	linking enabled.			
	This value is only defined for the			
	following DBGBCR <n> EL1.BT</n>			
	values:			
	0b0000, 0b0001, 0b0100, and			
	0b0101.			
	All other values are reserved.			

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

PMC, bits [2:1]

Privilege mode control. Determines the Exception level or levels at which a Breakpoint debug event for breakpoint n is generated. This field must be interpreted along with the SSC and HMC fields, and there are constraints on the permitted values of the {HMC, SSC, PMC} fields. For more information see the <a href="mailto:DBGBCR<n>_EL1.SSC description.

For more information on the operation of the SSC, HMC, and PMC fields, see 'Execution conditions for which a breakpoint generates Breakpoint exceptions'.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

E, bit [0]

Enable breakpoint n.

E	Meaning
0b0	Breakpoint n disabled.
0b1	Breakpoint n enabled.

This field is ignored by the PE and treated as zero when all of the following are true:

- Any of the following are true:
 - HaltOnBreakpointOrWatchpoint() is FALSE and the Effective value of MDSCR EL1.EBWE is 0.
 - HaltOnBreakpointOrWatchpoint() is TRUE and the Effective value of EDSCR2.EBWE is 0.
- FEAT Debugy8p9 is implemented.
- n > = 16.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Accessing DBGBCR<n>_EL1

Note

SoftwareLockStatus() depends on the type of access attempted and AllowExternalDebugAccess() has a new definition from Armv8.4. Refer to the Pseudocode definitions for more information.

DBGBCR<n>_EL1 can be accessed through the external debug interface:

Component	Offset	Instance
Debug	0x408 +	DBGBCR <n>_EL1</n>
	(16 * n)	

This interface is accessible as follows:

- When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalDebugAccess() and SoftwareLockStatus(), accesses to this register are **RO**.
- When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus(), AllowExternalDebugAccess() and !SoftwareLockStatus(), accesses to this register are **RW**.
- Otherwise, accesses to this register generate an error response.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.