AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers

ERRACR, Access Configuration Register

The ERRACR characteristics are:

Purpose

Controls visibility of error records.

Configuration

This register is present only when (Root state is implemented or Secure state is implemented) and an implementation implements ERRACR. Otherwise, direct accesses to ERRACR are res0.

Attributes

ERRACR is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

	IMPLEMENTATION DEFINED									
RAO	RES0				RL	RA	SR	A	NSF	ŁΑ
31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	8	7	6	5	4	3	7	1 ($\bar{1}$

IMPLEMENTATION DEFINED, bits [63:32]

implementation defined observation controls. Additional implementation defined access control bits.

Bit [31]

Reserved, RAO.

Indicates ERRACR is present.

This field reads-as-one.

Bits [30:6]

Reserved, res0.

RLRA, bits [5:4]

When FEAT_RME is implemented and the error record group allows configuration of Realm register accesses:

Realm Restricted Access. Controls Realm access to error records and interrupt configuration registers in the error record group.

RLRA	Meaning
0b00	Realm access is disabled. All
	error record, ERR <irq>CR<m>,</m></irq>
	and <u>ERRIRQSR</u> registers are
	RAZ/WI to Realm accesses.
0b01	Realm read access is enabled.
	Realm writes are ignored.
0b11	Realm read/write access is
	allowed. If the error record
	group supports MSIs, generated
	MSIs are always Non-secure.

All other values are reserved.

This control applies to all error record registers (ERR<n>*, including fault injection registers ERR<n>PFG* if implemented), and interrupt configuration registers (ERR<irq>CR<m> and ERRIRQSR, if implemented) in the error record group. The effect on any implementation defined registers is implementation defined.

When Realm access to error records is disabled, a Realm read of <u>ERRGSR</u> will return the error record status for the error records that cannot be accessed.

When Realm access is fully or partially disabled, the effect on Realm accesses to implementation defined registers is implementation defined.

Note

Realm access to error records is enabled from reset.

The reset behavior of this field is:

• On an Error recovery reset, this field resets to 3.

Otherwise:

Reserved, RAZ/WI.

SRA, bits [3:2]

When Secure state is implemented, FEAT_RME is implemented and the error record group allows configuration of Secure register accesses:

Secure Restricted Access. Controls Secure access to error records and interrupt configuration registers in the error record group.

SRA	Meaning
0000	Secure access is disabled. All error record, ERR <irq>CR<m>, and ERRIRQSR registers are RAZ/WI to Secure accesses.</m></irq>
0b01	Secure read access is enabled. Secure writes are ignored.
0b11	Secure read/write access is allowed. If the error record group supports MSIs, generated MSIs are always Non-secure.

All other values are reserved.

This control applies to all error record registers (ERR<n>*, including fault injection registers ERR<n>PFG* if implemented), and interrupt configuration registers (ERR<irq>CR<m> and ERRIRQSR, if implemented) in the error record group. The effect on any implementation defined registers is implementation defined.

When Secure access to error records is disabled, a Secure read of <u>ERRGSR</u> will return the error record status for the error records that cannot be accessed.

When Secure access is fully or partially disabled, the effect on Secure accesses to implementation defined registers is implementation defined.

Note

Secure access to error records is enabled from reset.

The reset behavior of this field is:

• On an Error recovery reset, this field resets to 3.

Otherwise:

Reserved, RAZ/WI.

NSRA, bits [1:0]

Non-secure Restricted Access. Controls Non-secure access to error records and interrupt configuration registers in the error record group.

NSRA	Meaning
0b00	Non-secure access is disabled.
	All error record,
	ERR < irq > CR < m >, and
	ERRIROSR registers are RAZ/WI
	to Non-secure accesses.
0b01	Non-secure read access is
	enabled. Non-secure writes are
	ignored.
0b11	Non-secure read/write access is
	allowed. If the error record
	group supports MSIs, generated
	MSIs are always Non-secure.

All other values are reserved.

This control applies to all error record registers (ERR<n>*, including fault injection registers ERR<n>PFG* if implemented), and interrupt configuration registers (ERR<irq>CR<m> and ERRIRQSR, if implemented) in the error record group. The effect on any implementation defined registers is implementation defined.

When Non-secure access to error records is disabled, a Non-secure read of <u>ERRGSR</u> will return the error record status for the error records that cannot be accessed.

When Non-secure access is fully or partially disabled, the effect on Non-secure accesses to implementation defined registers is implementation defined.

Note

Non-secure access to error records is enabled from reset.

If FEAT_RME is implemented and ERRACR.{RLRA, SRA} are not implemented, then ERRACR.NSRA applies to all Security states other than Root.

The reset behavior of this field is:

• On an Error recovery reset, this field resets to 3.

Accessing ERRACR

ERRACR can be accessed through the external debug interface:

Component	Offset	Instance		
RAS	0xE40	ERRACR		

This interface is accessible as follows:

- When (FEAT_RME is implemented and an access is not Root) or an access is Non-secure, accesses to this register are **RAZ/WI**.
- Otherwise, accesses to this register are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.