

The MPAMCFG\_CMAX characteristics are:

## Purpose

The MPAMCFG\_CMAX is a 32-bit read/write register that controls the maximum fraction of the cache capacity that the PARTID selected by [MPAMCFG PART\\_SEL](#) is permitted to allocate.

MPAMCFG\_CMAX\_s controls the cache maximum capacity for the Secure PARTID selected by the Secure instance of [MPAMCFG\\_PART\\_SEL](#). MPAMCFG\_CMAX\_ns controls the cache maximum capacity for the Non-secure PARTID selected by the Non-secure instance of [MPAMCFG\\_PART\\_SEL](#). MPAMCFG\_CMAX\_rt controls the cache maximum capacity for the Root PARTID selected by the Root instance of [MPAMCFG\\_PART\\_SEL](#). MPAMCFG\_CMAX\_rl controls the cache maximum capacity for the Realm PARTID selected by the Realm instance of [MPAMCFG\\_PART\\_SEL](#).

If [MPAMF\\_IDR](#).HAS\_RIS is 1, the control settings accessed are those of the resource instance currently selected by [MPAMCFG\\_PART\\_SEL](#).RIS and the PARTID selected by [MPAMCFG\\_PART\\_SEL](#).PARTID\_SEL.

## Configuration

This register is present only when FEAT\_MPAM is implemented, MPAMF\_IDR.HAS\_CCAP\_PART == 1 and MPAMF\_CCAP\_IDR.NO\_CMAX == 0. Otherwise, direct accesses to MPAMCFG\_CMAX are res0.

The power and reset domain of each MSC component is specific to that component.

## Attributes

MPAMCFG CMAX is a 32-bit register.

## Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOFTLIM								RES0								CMAX															

**SOFTLIM, bit [31]**

**When (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented) and MPAMF\_CCAP\_IDR.HAS\_CMAX\_SOFTLIM == 1:**

Soft limiting of CMAX. Soft limiting allows some allocations by a PARTID when its cache use is above the CMAX maximum cache capacity.

<b>SOFTLIM</b>	<b>Meaning</b>
0b0	When CMAX cache capacity is exceeded, the partition is not allowed to increase its cache capacity usage. It is only permitted to replace a line that was previously occupied by a line allocated by that PARTID.
0b1	When CMAX cache capacity is exceeded, the partition is permitted to allocate capacity beyond CMAX, but only from invalid lines or lines belonging to disabled PARTIDs.

**Otherwise:**

Reserved, res0.

**Bits [30:16]**

Reserved, res0.

**CMAX, bits [15:0]**

Maximum cache capacity usage in fixed-point fraction format by the partition selected by [MPAMCFG\\_PART\\_SEL](#). The fraction represents the portion of the total cache capacity that the PARTID is permitted to allocate.

The implemented width of the fixed-point fraction is given in [MPAMF\\_CCAP\\_IDR.CMAX\\_WD](#). Unimplemented bits within the field are RAZ/WI. The implemented bits of the CMAX field are always the most significant bits of the field.

The fixed-point fraction CMAX is less than 1. The implied binary point is between bits 15 and 16. This representation has as the largest fraction of the cache that can be represented in an implementation with w implemented bits is 1.0 minus one half to the power w.

## Accessing MPAMCFG\_CMAX

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MPAMCFG\_CMAX\_s must only be accessible from the Secure MPAM feature page.
- MPAMCFG\_CMAX\_ns must only be accessible from the Non-secure MPAM feature page.
- MPAMCFG\_CMAX\_rt must only be accessible from the Root MPAM feature page.
- MPAMCFG\_CMAX\_rl must only be accessible from the Realm MPAM feature page.

MPAMCFG\_CMAX\_s, MPAMCFG\_CMAX\_ns, MPAMCFG\_CMAX\_rt, and MPAMCFG\_CMAX\_rl must be separate registers:

- The Secure instance (MPAMCFG\_CMAX\_s) accesses the cache capacity partitioning used for Secure PARTIDs.
- The Non-secure instance (MPAMCFG\_CMAX\_ns) accesses the cache capacity partitioning used for Non-secure PARTIDs.
- The Root instance (MPAMCFG\_CMAX\_rt) accesses the cache capacity partitioning used for Root PARTIDs.
- The Realm instance (MPAMCFG\_CMAX\_rl) accesses the cache capacity partitioning used for Realm PARTIDs.

When RIS is implemented, loads and stores to MPAMCFG\_CMAX access the cache maximum capacity partitioning configuration settings for the cache resource instance selected by [MPAMCFG\\_PART\\_SEL](#).RIS and the PARTID selected by [MPAMCFG\\_PART\\_SEL](#).PARTID\_SEL.

When RIS is not implemented, loads and stores to MPAMCFG\_CMAX access the cache maximum capacity partitioning configuration settings for the PARTID selected by [MPAMCFG\\_PART\\_SEL](#).PARTID\_SEL.

When PARTID narrowing is implemented, loads and stores to MPAMCFG\_CMAX access the cache maximum capacity partitioning configuration settings for the internal PARTID selected by [MPAMCFG\\_PART\\_SEL](#).PARTID\_SEL, and [MPAMCFG\\_PART\\_SEL](#).INTERNAL must be 1.

When PARTID narrowing is not implemented, loads and stores to MPAMCFG\_CMAX access the cache maximum capacity partitioning configuration settings for the request PARTID selected by [MPAMCFG\\_PART\\_SEL](#).PARTID\_SEL, and [MPAMCFG\\_PART\\_SEL](#).INTERNAL must be 0.

**MPAMCFG\_CMAX can be accessed through the memory-mapped interfaces:**

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x0108	MPAMCFG_CMAX_s

Accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x0108	MPAMCFG_CMAX_ns

Accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x0108	MPAMCFG_CMAX_rt

When FEAT\_RME is implemented, accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x0108	MPAMCFG_CMAX_rl

When FEAT\_RME is implemented, accesses on this interface are **RW**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.