# ID\_AA64ISAR1\_EL1, AArch64 Instruction Set Attribute Register 1

The ID AA64ISAR1 EL1 characteristics are:

# **Purpose**

Provides information about the features and instructions implemented in AArch64 state.

For general information about the interpretation of the ID registers, see 'Principles of the ID scheme for fields in ID registers'.

# **Configuration**

There are no configuration notes.

## **Attributes**

ID\_AA64ISAR1\_EL1 is a 64-bit register.

# Field descriptions

63 62 61 60	59 58 57 56	55 54 53 52	51 50 49 48	47 46 45 44	43 42 41 40	39 38 37 36	35 34 33 32
LS64	XS	I8MM	DGH	BF16	SPECRES	SB	FRINTTS
GPI	GPA	LRCPC	FCMA	JSCVT	API	APA	DPB
31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9 8	7 6 5 4	3 2 1 0

#### LS64, bits [63:60]

Indicates support for LD64B and ST64B\* instructions, and the <u>ACCDATA\_EL1</u> register. Defined values of this field are:

<b>LS64</b>	Meaning
0b0000	The LD64B, ST64B, ST64BV,
	and ST64BV0 instructions, the
	ACCDATA_EL1 register, and
	associated traps are not
	supported.
0b0001	The LD64B and ST64B
	instructions are supported.
0b0010	The LD64B, ST64B, and
	ST64BV instructions, and their
	associated traps are supported.

0b0011	The LD64B, ST64B, ST64BV, and ST64BV0 instructions, the ACCDATA EL1 register, and
	their associated traps are supported.

FEAT LS64 implements the functionality identified by 0b0001.

FEAT LS64 V implements the functionality identified by 0b0010.

FEAT\_LS64\_ACCDATA implements the functionality identified by 0b0011.

From Armv8.7, the permitted values are 0b0000, 0b0001, 0b0010, and 0b0011.

#### XS, bits [59:56]

XS	Meaning
0b0000	The XS attribute, the TLBI and
	DSB instructions with the nXS
	qualifier, and the <u>HCRX_EL2</u> .
	{FGTnXS, FnXS} fields are not
	supported.
0b0001	The XS attribute, the TLBI and
	DSB instructions with the nXS
	qualifier, and the HCRX EL2.
	{FGTnXS, FnXS} fields are
	supported.

All other values are reserved.

FEAT XS implements the functionality identified by 0b0001.

From Armv8.7, the only permitted value is 0b0001.

#### **I8MM**, bits [55:52]

Indicates support for Advanced SIMD and Floating-point Int8 matrix multiplication instructions in AArch64 state. Defined values are:

I8MM	Meaning	
000000	Int8 matrix multiplication instructions are not implemented.	

0b0001	SMMLA, SUDOT, UMMLA,
	USMMLA, and USDOT
	instructions are implemented.

FEAT I8MM implements the functionality identified by 0b0001.

When Advanced SIMD and SVE are both implemented, this field must return the same value as ID AA64ZFR0 EL1.I8MM.

From Armv8.6, the only permitted value is 0b0001.

#### **DGH, bits [51:48]**

Indicates support for the Data Gathering Hint instruction. Defined values are:

DGH	Meaning
000000	Data Gathering Hint is not
	implemented.
0b0001	Data Gathering Hint is
	implemented.

All other values are reserved.

FEAT DGH implements the functionality identified by 0b0001.

From Armv8.0, the permitted values are 0b0000 and 0b0001.

If the DGH instruction has no effect in preventing the merging of memory accesses, the value of this field is 0b0000.

#### **BF16**, bits [47:44]

Indicates support for Advanced SIMD and Floating-point BFloat16 instructions in AArch64 state. Defined values are:

BF16	Meaning
0b0000	BFloat16 instructions are not
	implemented.
0b0001	BFCVT, BFCVTN, BFCVTN2,
	BFDOT, BFMLALB, BFMLALT,
	and BFMMLA instructions are
	implemented.
0b0010	As 0b0001, but the FPCR.EBF
	field is also supported.

All other values are reserved.

FEAT BF16 adds the functionality identified by 0b0001.

FEAT EBF16 adds the functionality identified by 0b0010.

When FEAT\_SVE or FEAT\_SME is implemented, this field must return the same value as ID AA64ZFR0 EL1.BF16.

From Armv8.6 and Armv9.1, the value <code>0b0000</code> is not permitted.

#### **SPECRES, bits [43:40]**

Indicates support for prediction invalidation instructions in AArch64 state. Defined values are:

SPECRES	Meaning
0b0000	Prediction invalidation
	instructions are not
	implemented.
0b0001	CFP RCTX, DVP RCTX and
	<b>CPP RCTX</b> instructions are
	implemented.
0b0010	As 0b0001, and COSP RCTX
	instruction is implemented.

All other values are reserved.

FEAT\_SPECRES implements the functionality identified by 0b0001.

FEAT SPECRES2 implements the functionality identified by 0b0010.

From Armv8.5, the value <code>0b0000</code> is not permitted.

From Armv8.9, the value 0b0001 is not permitted.

#### SB, bits [39:36]

Indicates support for SB instruction in AArch64 state. Defined values are:

SB	Meaning
000000	SB instruction is not
	implemented.
0b0001	SB instruction is implemented.

All other values are reserved.

FEAT SB implements the functionality identified by 0b0001.

In Armv8.0, the permitted values are 0b0000 and 0b0001.

From Armv8.5, the only permitted value is 0b0001.

#### **FRINTTS**, bits [35:32]

Indicates support for the FRINT32Z, FRINT32X, FRINT64Z, and FRINT64X instructions are implemented. Defined values are:

FRINTTS	Meaning
0b0000	FRINT32Z, FRINT32X,
	FRINT64Z, and FRINT64X
	instructions are not
	implemented.
0b0001	FRINT32Z, FRINT32X,
	FRINT64Z, and FRINT64X
	instructions are
	implemented.

All other values are reserved.

FEAT\_FRINTTS implements the functionality identified by 0b0001.

From Armv8.5, the only permitted value is 0b0001.

#### **GPI**, bits [31:28]

Indicates support for an implementation defined algorithm is implemented in the PE for generic code authentication in AArch64 state. Defined values are:

GPI	Meaning
0b0000	Generic Authentication using an implementation defined algorithm is not implemented.
0b0001	Generic Authentication using an implementation defined algorithm is implemented. This includes the PACGA instruction.

All other values are reserved.

FEAT PACIMP implements the functionality identified by 0b0001.

From Armv8.3, the permitted values are 0b0000 and 0b0001.

If the value of ID\_AA64ISAR1\_EL1.GPA is nonzero, or the value of ID\_AA64ISAR2\_EL1.GPA3 is nonzero, this field must have the value 0b0000.

#### **GPA**, bits [27:24]

Indicates whether the QARMA5 algorithm is implemented in the PE for generic code authentication in AArch64 state. Defined values are:

GPA	Meaning
000000	Generic Authentication using
	the QARMA5 algorithm is not
	implemented.
0b0001	Generic Authentication using
	the QARMA5 algorithm is
	implemented. This includes the
	PACGA instruction.

FEAT\_PACQARMA5 implements the functionality identified by 0b0001.

From Armv8.3, the permitted values are 0b0000 and 0b0001.

If the value of ID\_AA64ISAR1\_EL1.GPI is nonzero, or the value of ID\_AA64ISAR2\_EL1.GPA3 is nonzero, this field must have the value 0b0000.

#### LRCPC, bits [23:20]

Indicates support for weaker release consistency, RCpc, based model. Defined values are:

LRCPC	Meaning
000000	RCpc instructions are not
	implemented.
0b0001	The no offset LDAPR, LDAPRB,
	and LDAPRH instructions are
	implemented.
0b0010	As 060001, and the LDAPR
	(unscaled immediate) and
	STLR (unscaled immediate)
	instructions are implemented.
0b0011	As 0b0010, and the post-index
	LDAPR, LDIAPP, STILP, and
	pre-index STLR instructions
	are implemented.
	If Advanced SIMD and floating-
	point is implemented, then the
	LDAPUR (SIMD&FP), LDAP1
	(SIMD&FP), STLUR
	(SIMD&FP), and STL1
	(SIMD&FP) instructions are
	implemented in Advanced
	SIMD and floating-point.

All other values are reserved.

FEAT\_LRCPC implements the functionality identified by the value 0b0001.

FEAT\_LRCPC2 implements the functionality identified by the value 0b0010.

FEAT\_LRCPC3 implements the functionality identified by the value 0b0011.

From Armv8.3, the value 0b0000 is not permitted.

From Armv8.4, the value 0b0001 is not permitted.

#### FCMA, bits [19:16]

Indicates support for complex number addition and multiplication, where numbers are stored in vectors. Defined values are:

FCMA	Meaning		
000000	The FCMLA and FCADD		
	instructions are not		
	implemented.		
0b0001	The FCMLA and FCADD		
	instructions are implemented.		

All other values are reserved.

FEAT\_FCMA implements the functionality identified by the value 0b0001.

In Armv8.0, Armv8.1, and Armv8.2, the only permitted value is 0b0000.

From Armv8.3, if Advanced SIMD or Floating-point is implemented, the only permitted value is 0b0001.

From Armv8.3, if Advanced SIMD or Floating-point is not implemented, the only permitted value is 0b0000.

### JSCVT, bits [15:12]

Indicates support for JavaScript conversion from double precision floating point values to integers in AArch64 state. Defined values are:

JSCVT	Meaning	
0b0000	The FJCVTZS instruction is not	
	implemented.	
0b0001	The FJCVTZS instruction is	
	implemented.	

FEAT JSCVT implements the functionality identified by 0b0001.

In Armv8.0, Armv8.1, and Armv8.2, the only permitted value is 0b0000.

From Armv8.3, if Advanced SIMD or Floating-point is implemented, the only permitted value is 0b0001.

From Armv8.3, if Advanced SIMD or Floating-point is not implemented, the only permitted value is 0b0000.

#### **API, bits [11:8]**

Indicates whether an implementation defined algorithm is implemented in the PE for address authentication, in AArch64 state. This applies to all Pointer Authentication instructions other than the PACGA instruction. Defined values are:

API	Meaning
0b0000	Address Authentication using
	an implementation defined
	algorithm is not implemented.
0b0001	Address Authentication using
	an implementation defined
	algorithm is implemented, with
	the HaveEnhancedPAC() and
	HaveEnhancedPAC2() functions
	returning FALSE.
0b0010	Address Authentication using
	an implementation defined
	algorithm is implemented, with
	the HaveEnhancedPAC()
	function returning TRUE, and
	the HaveEnhancedPAC2()
	function returning FALSE.
0b0011	Address Authentication using
	an implementation defined
	algorithm is implemented, with
	the HaveEnhancedPAC2()
	function returning TRUE, and
	the HaveEnhancedPAC()
	function returning FALSE.

Address Authentication using 0b0100 an implementation defined algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, the HaveFPAC() function returning TRUE, the HaveFPACCombined() function returning FALSE, and the HaveEnhancedPAC() function returning FALSE. Address Authentication using 0b0101 an implementation defined algorithm is implemented, with the HaveEnhancedPAC2() function returning TRUE, the HaveFPAC() function returning TRUE, the HaveFPACCombined() function returning TRUE, and the HaveEnhancedPAC() function returning FALSE.

All other values are reserved.

FEAT PAuth implements the functionality identified by 0b0001.

FEAT EPAC implements the functionality identified by 0b0010.

FEAT PAuth2 implements the functionality identified by 0b0011.

FEAT FPAC implements the functionality identified by 0b0100.

FEAT\_FPACCOMBINE implements the functionality identified by 0b0101.

When this field is nonzero, FEAT PACIMP is implemented.

In Armv8.3, the permitted values are 0b0001, 0b0010, 0b0011, 0b0100, and 0b0101.

From Armv8.6, the permitted values are 0b0011, 0b0100, and 0b0101.

If the value of ID\_AA64ISAR1\_EL1.APA is nonzero, or the value of ID\_AA64ISAR2\_EL1.APA3 is nonzero, this field must have the value 0b0000.

## **APA**, bits [7:4]

Indicates whether the QARMA5 algorithm is implemented in the PE for address authentication, in AArch64 state. This applies to all Pointer Authentication instructions other than the PACGA instruction. Defined values are:

APA	Meaning
0b0000	Address Authentication using
	the QARMA5 algorithm is not
	implemented.
0b0001	Address Authentication using
	the QARMA5 algorithm is
	implemented, with the
	HaveEnhancedPAC() and
	HaveEnhancedPAC2() functions
	returning FALSE.
0b0010	Address Authentication using
	the QARMA5 algorithm is
	implemented, with the
	HaveEnhancedPAC() function
	returning TRUE and the HaveEnhancedPAC2() function
	returning FALSE.
0b0011	Address Authentication using
110000	the QARMA5 algorithm is
	implemented, with the
	HaveEnhancedPAC2() function
	returning TRUE, the
	HaveFPAC() function returning
	FALSE, the
	HaveFPACCombined() function
	returning FALSE, and the
	HaveEnhancedPAC() function
	returning FALSE.
0b0100	Address Authentication using
	the QARMA5 algorithm is
	implemented, with the
	HaveEnhancedPAC2() function
	returning TRUE, the HaveFPAC() function returning
	TRUE, the
	HaveFPACCombined() function
	returning FALSE, and the
	HaveEnhancedPAC() function
	returning FALSE.
	J

0b0101	Address Authentication using the QARMA5 algorithm is
	implemented, with the
	HaveEnhancedPAC2() function
	returning TRUE, the
	HaveFPAC() function returning
	TRUE, the
	HaveFPACCombined() function
	returning TRUE, and the
	HaveEnhancedPAC() function
	returning FALSE.

FEAT\_PAuth implements the functionality identified by 0b0001.

FEAT\_EPAC implements the functionality identified by 0b0010.

FEAT PAuth2 implements the functionality identified by 0b0011.

FEAT\_FPAC implements the functionality identified by 0b0100.

FEAT\_FPACCOMBINE implements the functionality identified by 0b0101.

When this field is nonzero, FEAT PACQARMA5 is implemented.

In Armv8.3, the permitted values are 0b0001, 0b0010, 0b0011, 0b0100, and 0b0101.

From Armv8.6, the permitted values are 0b0011, 0b0100, and 0b0101.

If the value of ID\_AA64ISAR1\_EL1.API is nonzero, or the value of ID\_AA64ISAR2\_EL1.APA3 is nonzero, this field must have the value 0b0000.

#### **DPB**, bits [3:0]

Data Persistence writeback. Indicates support for the <u>DC CVAP</u> and <u>DC CVADP</u> instructions in AArch64 state. Defined values are:

DPB	Meaning		
0b0000	DC CVAP not supported.		
0b0001	DC CVAP supported.		
0b0010	DC CVAP and DC CVADP		
	supported.		

All other values are reserved.

FEAT\_DPB implements the functionality identified by the value 0b0001.

FEAT\_DPB2 implements the functionality identified by the value 0b0010.

In Armv8.2, the permitted values are 0b0001 and 0b0010.

From Armv8.5, the only permitted value is 0b0010.

# Accessing ID AA64ISAR1 EL1

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, ID AA64ISAR1 EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0110	0b001

```
if PSTATE.EL == ELO then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() && HCR EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID AA64ISAR1 EL1;
elsif PSTATE.EL == EL2 then
   X[t, 64] = ID\_AA64ISAR1\_EL1;
elsif PSTATE.EL == EL3 then
   X[t, 64] = ID\_AA64ISAR1\_EL1;
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.