

# EDDFR, External Debug Feature Register

The EDDFR characteristics are:

## Purpose

Provides top level information about the debug system.

## Note

Debuggers must use [EDDEVARCH](#) to determine the Debug architecture version.

For general information about the interpretation of the ID registers, see 'Principles of the ID scheme for fields in ID registers'.

## Configuration

The power domain of EDDFR is implementation defined.

## Attributes

EDDFR is a 64-bit register.

## Field descriptions

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
<a href="#">UNKNOWN</a>				<a href="#">ExtTrcBuff</a>								<a href="#">UNKNOWN</a>								<a href="#">TraceFilt</a>				<a href="#">UNKNOWN</a>							
<a href="#">CTX_CMPs</a>				<a href="#">SEBEP</a>				<a href="#">WRPs</a>				<a href="#">PMSS</a>				<a href="#">BRPs</a>				<a href="#">PMUVer</a>				<a href="#">TraceVer</a>				<a href="#">UNKNOWN</a>			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

### Bits [63:60]

Reserved, unknown.

### ExtTrcBuff, bits [59:56]

Trace Buffer External Mode Extension. Defined values are:

ExtTrcBuff	Meaning
0b0000	Trace Buffer Extension not implemented or Trace Buffer External Mode not implemented.

0b0001	Trace Buffer Extension implemented and Trace Buffer External Mode implemented.
--------	--

All other values are reserved.

FEAT\_TRBE\_EXT implements the functionality identified by the value 0b0001.

In an implementation that supports AArch64, this field has the same value as [ID\\_AA64DFR0\\_EL1](#).ExtTrcBuff.

#### Bits [55:44]

Reserved, unknown.

#### TraceFilt, bits [43:40]

Armv8.4 Self-hosted Trace Extension version. Defined values are:

TraceFilt	Meaning
0b0000	Armv8.4 Self-hosted Trace Extension is not implemented.
0b0001	Armv8.4 Self-hosted Trace Extension is implemented.

All other values are reserved.

FEAT\_TRF implements the functionality added by 0b0001.

From Armv8.4, the permitted values are 0b0000 and 0b0001.

#### Bits [39:32]

Reserved, unknown.

#### CTX\_CMPs, bits [31:28]

Number of breakpoints that are context-aware, minus 1.

The value of this field is never greater than EDDFR.BRPs.

In an implementation that supports AArch64, this field has the same value as [ID\\_AA64DFR0\\_EL1](#).CTX\_CMPs.

If FEAT\_Debugv8p9 is implemented and 16 or more breakpoints that are context-aware are implemented, this field reads as 0b1111.

### **SEBEP, bits [27:24]**

This field either has the same value as [ID\\_AA64DFR0\\_EL1](#).SEBEP or reads as zero.

### **WRPs, bits [23:20]**

Number of watchpoints, minus 1.

In an implementation that supports AArch64, this field has the same value as [ID\\_AA64DFR0\\_EL1](#).WRPs.

If FEAT\_Debugv8p9 is implemented and 16 or more watchpoints are implemented, this field reads as 0b1111.

The value of 0b0000 is reserved.

---

#### **Note**

Only watchpoints 0 to 15 can be accessed in AArch32 state.

---

### **PMSS, bits [19:16]**

This field either has the same value as [ID\\_AA64DFR0\\_EL1](#).PMSS or reads as zero.

### **BRPs, bits [15:12]**

Number of breakpoints, minus 1.

In an implementation that supports AArch64, this field has the same value as [ID\\_AA64DFR0\\_EL1](#).BRPs.

If FEAT\_Debugv8p9 is implemented and 16 or more breakpoints are implemented, this field reads as 0b1111.

The value of 0b0000 is reserved.

---

#### **Note**

Only breakpoints 0 to 15 can be accessed in AArch32 state.

---

### **PMUVer, bits [11:8]**

Performance Monitors Extension version.

This field does not follow the standard ID scheme, but uses the alternative ID scheme described in 'Alternative ID scheme used for the Performance Monitors Extension version'

Defined values are:

PMUVer	Meaning
0b0000	Performance Monitors Extension not implemented.
0b0001	Performance Monitors Extension, PMUv3 implemented.
0b0100	PMUv3 for Armv8.1. As 0b0001, and adds support for: <ul style="list-style-type: none"><li>Extended 16-bit PMU.PMEVTYPER&lt;n&gt;_EL0.evtCount field.</li><li>If EL2 is implemented, the <a href="#">MDCR_EL2</a>.HPMD control.</li></ul>
0b0101	PMUv3 for Armv8.4. As 0b0100, and adds support for the <a href="#">PMMIR_EL1</a> register.
0b0110	PMUv3 for Armv8.5. As 0b0101, and adds support for: <ul style="list-style-type: none"><li>64-bit event counters.</li><li>If EL2 is implemented, the <a href="#">MDCR_EL2</a>.HCCD control.</li><li>If EL3 is implemented, the <a href="#">MDCR_EL3</a>.SCCD control.</li></ul>
0b0111	PMUv3 for Armv8.7. As 0b0110, and adds support for: <ul style="list-style-type: none"><li>The PMU.PMCR_EL0.FZO and, if EL2 is implemented, <a href="#">MDCR_EL2</a>.HPMFZO controls.</li><li>If EL3 is implemented, the <a href="#">MDCR_EL3</a>.{MPMX,MCCD} controls.</li></ul>
0b1000	PMUv3 for Armv8.8. As 0b0111, and: <ul style="list-style-type: none"><li>Extends the Common event number space to include 0x0040 to 0x00BF and 0x4040 to 0x40BF.</li><li>Removes the constrained unpredictable behaviors if a reserved or unimplemented PMU event number is selected.</li></ul>

0b1001	PMUv3 for Armv8.9. As 0b1000, and: <ul style="list-style-type: none"> <li>• Updates the definitions of existing PMU events.</li> <li>• Adds support for the <a href="#">PMUSERENR_ELO</a>.UEN control and the PMUACR_EL1 register.</li> <li>• Adds support for the <a href="#">EDECR</a>.PME control.</li> </ul>
0b1111	implementation defined form of performance monitors supported, PMUv3 not supported. Arm does not recommend this value for new implementations.

---

All other values are reserved.

FEAT\_PMUv3 implements the functionality identified by the value 0b0001.

FEAT\_PMUv3p1 implements the functionality identified by the value 0b0100.

FEAT\_PMUv3p4 implements the functionality identified by the value 0b0101.

FEAT\_PMUv3p5 implements the functionality identified by the value 0b0110.

FEAT\_PMUv3p7 implements the functionality identified by the value 0b0111.

FEAT\_PMUv3p8 implements the functionality identified by the value 0b1000.

FEAT\_PMUv3p9 implements the functionality identified by the value 0b1001.

From Armv8.1, if FEAT\_PMUv3 is implemented, the value 0b0001 is not permitted.

From Armv8.4, if FEAT\_PMUv3 is implemented, the value 0b0100 is not permitted.

From Armv8.5, if FEAT\_PMUv3 is implemented, the value 0b0101 is not permitted.

From Armv8.7, if FEAT\_PMUv3 is implemented, the value 0b0110 is not permitted.

From Armv8.8, if FEAT\_PMUv3 is implemented, the value 0b0111 is not permitted.

From Armv8.9, if FEAT\_PMUv3 is implemented, the value 0b1000 is not permitted.

In an implementation that supports AArch64, this field has the same value as [ID\\_AA64DFR0\\_EL1](#).PMUVer.

### TraceVer, bits [7:4]

Trace support. Indicates whether System register interface to a trace unit is implemented. Defined values are:

TraceVer	Meaning
0b0000	Trace unit System registers not implemented.
0b0001	Trace unit System registers implemented.

All other values are reserved.

A value of 0b0000 only indicates that no System register interface to a trace unit is implemented. A trace unit might nevertheless be implemented without a System register interface.

In an Armv8-A implementation that supports AArch64, this field returns the value of [ID\\_AA64DFR0\\_EL1](#).TraceVer.

### Bits [3:0]

Reserved, unknown.

## Accessing EDDFR

**EDDFR can be accessed through the external debug interface:**

Component	Offset	Instance	Range
Debug	0xD28	EDDFR	31:0

This interface is accessible as follows:

- When IsCorePowered() and !DoubleLockStatus(), accesses to this register are **RO**.
- Otherwise, accesses to this register are **IMPDEF**.

Component	Offset	Instance	Range
Debug	0xD2C	EDDFR	63:32

This interface is accessible as follows:

- When IsCorePowered() and !DoubleLockStatus(), accesses to this register are **RO**.

- Otherwise, accesses to this register are **IMPDEF**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.