<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

B.cond

Branch conditionally to a label at a PC-relative offset, with a hint that this is not a subroutine call or return.

31 30 29 28 27 26 25 24 23	3 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4	3	2 1 0
0 1 0 1 0 1 0 0	imm19	0	C	cond

```
B.<cond> <label>
```

```
bits(64) offset = SignExtend(imm19:'00', 64);
```

Assembler Symbols

field in the standard way.

offset from the address of this instruction, in the range

+/-1MB, is encoded as "imm19" times 4.

Operation

```
if ConditionHolds(cond) then
    BranchTo(PC64 + offset, BranchType DIR, TRUE);
else
    BranchNotTaken(BranchType DIR, TRUE);
```

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> Instructions Instructions Instructions Encoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu

Sh Pseu