AArch64
Instructions

Index by Encoding

External Registers

# GICD\_ICACTIVER<n>E, Interrupt Clear-Active Registers (extended SPI range), n = 0 - 31

The GICD ICACTIVER<n>E characteristics are:

## **Purpose**

Removes the active state from the corresponding SPI in the extended SPI range.

# **Configuration**

This register is present only when FEAT\_GICv3p1 is implemented. Otherwise, direct accesses to GICD\_ICACTIVER<n>E are res0.

When GICD TYPER.ESPI==0, these registers are res0.

When GICD\_TYPER.ESPI==1, the number of implemented GICD\_ICACTIVER<n>E registers is (GICD\_TYPER.ESPI\_range+1). Registers are numbered from 0.

#### **Attributes**

GICD ICACTIVER<n>E is a 32-bit register.

# Field descriptions

31 30 29 28 27
Clear active bit31Clear active bit30Clear active bit29Clear active bit28Clear active bit27Clear active bit27Clear active bit28Clear active bit27Clear active bit28Clear active bit27Clear active bit28Clear active bit28Clear active bit27Clear active bit28Clear active bit27Clear active bit28Clear active bi

Clear active bit<x>, bit [x], for x = 31 to 0

For the extended SPIs, removes the active state to interrupt number x. Reads and writes have the following behavior:

Clear_active_bit <x></x>	Meaning
0b0	If read, indicates that the corresponding interrupt is not active, and is not active and pending. If written, has no
	effect.

If read, indicates 0b1 that the corresponding interrupt is active, or is active and pending. If written. deactivates the corresponding interrupt, if the interrupt is active. If the interrupt is already deactivated, the write has no effect.

The reset behavior of this field is:

• On a GIC reset, this field resets to 0.

For INTID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICD\_ICACTIVER<n>E number, n, is given by n = (m-4096) DIV 32.
- The offset of the required GICD\_ICACTIVER<n>E is (0x1c00 + (4\*n)).
- The bit number of the required group modifier bit in this register is (m-4096) MOD 32.

## Accessing GICD ICACTIVER<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICD\_ICACTIVER<n>E, the corresponding bit is res0.

When <u>GICD\_CTLR</u>.DS==0, bits corresponding to Secure SPIs are RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

# GICD\_ICACTIVER<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Distributor	Dist_base	0x1C00 + (4 * n)	GICD_ICACTIVER <n>E</n>

Accesses on this interface are RW.

AArch32AArch64AArch32AArch64Index byExternal RegistersRegistersRegistersInstructionsEncodingRegisters

 $28/03/2023\ 16:01;\ 72747e43966d6b97dcbd230a1b3f0421d1ea3d94$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.