

## ERRIRQCR<n>, Generic Error Interrupt Configuration Register <n>, n = 0 - 15

The ERRIRQCR<n> characteristics are:

### Purpose

The ERRIRQCR<n> registers are reserved for implementation defined interrupt configuration registers.

The architecture provides a recommended layout for the ERRIRQCR<n> registers. These registers are named:

- [ERRFHICR0](#), [ERRFHICR1](#), and [ERRFHICR2](#) for the fault handling interrupt controls.
- [ERRERICR0](#), [ERRERICR1](#), and [ERRERICR2](#) for the error recovery interrupt controls.
- [ERRCRICR0](#), [ERRCRICR1](#), and [ERRCRICR2](#) for the critical error interrupt controls.
- [ERRIRQSR](#) for the status register.

This section describes the generic, implementation defined, format.

### Configuration

This register is present only when the interrupt configuration registers are implemented. Otherwise, direct accesses to ERRIRQCR<n> are res0.

ERRIRQCR<n> is implemented only as part of a memory-mapped group of error records.

### Attributes

ERRIRQCR<n> is a 64-bit register.

### Field descriptions

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
IMPLEMENTATION DEFINED																															
IMPLEMENTATION DEFINED																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

**IMPLEMENTATION DEFINED, bits [63:0]**

implementation defined controls. The content of these registers is implementation defined.

**Accessing ERRIRQCR<n>**

**ERRIRQCR<n> can be accessed through the memory-mapped interfaces:**

Component	Offset	Instance
RAS	$0xE80 + (8 * n)$	ERRIRQCR<n>

Accesses on this interface are **RW**.