| | Index by | Sh |
|-----------|----------|-------|
| <u>ns</u> | Encoding | Pseud |

Base SIMD&FP Instructions <u>Instructions</u>

SVE Instructions

SME Instruction

MADD

Multiply-Add multiplies two register values, adds a third register value, and writes the result to the destination register.

This instruction is used by the alias MUL.

| 31 30 29 28 2 | 27 26 2 | 5 24 | 23 | 22 2 | 1 20 | 19 18 17 | 7 16 | 15 | 14 13 | 12 1 | 1 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|---------------|---------|------|----|------|------|----------|------|----|-------|------|------|---|---|----|---|---|---|---|----|---|---|
| sf 0 0 1 | 1 0 3 | 1 1 | 0 | 0 (|) | Rm | | 0 | | Ra | | | | Rn | | | | | Rd | | |
| | | | | | | | | იი | | | | | | | | | | | | | |

```
32-bit (sf == 0)
```

```
MADD < Wd>, < Wn>, < Wm>, < Wa>
64-bit (sf == 1)
       MADD < Xd>, < Xn>, < Xm>, < Xa>
   integer d = UInt(Rd);
   integer n = UInt(Rn);
   integer m = <u>UInt</u>(Rm);
   integer a = UInt(Ra);
   constant integer destsize = 32 << UInt(sf);</pre>
```

Assembler Symbols

| <wd></wd> | Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field. |
|-----------|--|
| <wn></wn> | Is the 32-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field. |
| <wm></wm> | Is the 32-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field. |
| <wa></wa> | Is the 32-bit name of the third general-purpose source register holding the addend, encoded in the "Ra" field. |
| <xd></xd> | Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field. |
| <xn></xn> | Is the 64-bit name of the first general-purpose source register holding the multiplicand, encoded in the "Rn" field. |
| <xm></xm> | Is the 64-bit name of the second general-purpose source register holding the multiplier, encoded in the "Rm" field. |
| <xa></xa> | Is the 64-bit name of the third general-purpose source register holding the addend, encoded in the "Ra" field. |

Alias Conditions

| Alias | Is preferred when | | | | | |
|-------|-------------------|--|--|--|--|--|
| MUL | Ra == '11111' | | | | | |

Operation

```
bits(destsize) operand1 = X[n, destsize];
bits(destsize) operand2 = X[m, destsize];
bits(destsize) operand3 = X[a, destsize];
integer result;
result = UInt(operand3) + (UInt(operand1) * UInt(operand2));
X[d, destsize] = result<destsize-1:0>;
```

Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

| <u>Base</u> | SIMD&FP | <u>SVE</u> | <u>SME</u> | <u>Index by</u> |
|---------------------|---------------------|---------------------|---------------------|-----------------|
| <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | Encoding |

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu