External

TRCSEQRSTEVR, Sequencer Reset Control Register

The TRCSEQRSTEVR characteristics are:

Purpose

Moves the Sequencer to state 0 when a programmed resource event occurs.

Configuration

External register TRCSEQRSTEVR bits [31:0] are architecturally mapped to AArch64 System register TRCSEQRSTEVR[31:0].

This register is present only when FEAT ETE is implemented, FEAT TRC EXT is implemented and TRCIDR5.NUMSEQSTATE != 0b000. Otherwise, direct accesses to TRCSEQRSTEVR are res0.

Attributes

TRCSEQRSTEVR is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	3	7	6 5	4 3	2 1 0
RES0	RST	TYPE	RESC	RS	Γ_SEL

Bits [31:8]

Reserved, res0.

RST TYPE, bit [7]

Chooses the type of Resource Selector.

RST_TYPE	Meaning
0b0	A single Resource Selector.
	TRCSEQRSTEVR.RST.SEL[4:0]
	selects the single Resource
	Selector, from 0-31, used to
	activate the resource event.

A Boolean-combined pair of
Resource Selectors.
TRCSEQRSTEVR.RST.SEL[3:0]
selects the Resource Selector
pair, from 0-15, that has a
Boolean function that is
applied to it whose output is
used to activate the resource
event.
TRCSEQRSTEVR.RST.SEL[4]
is res0.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Bits [6:5]

Reserved, res0.

RST_SEL, bits [4:0]

Defines the selected Resource Selector or pair of Resource Selectors. TRCSEQRSTEVR.RST.TYPE controls whether TRCSEQRSTEVR.RST.SEL is the index of a single Resource Selector, or the index of a pair of Resource Selectors.

If an unimplemented Resource Selector is selected using this field, the behavior of the resource event is unpredictable, and the resource event might fire or might not fire when the resources are not in the Paused state.

Selecting Resource Selector pair 0 using this field is unpredictable, and the resource event might fire or might not fire when the resources are not in the Paused state.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Accessing TRCSEQRSTEVR

Must be programmed if <u>TRCRSCTLR<a></u>.GROUP == 0b0010 and <u>TRCRSCTLR<a></u>.SEQUENCER != 0b0000.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

TRCSEQRSTEVR can be accessed through the external debug interface:

Component	Offset	Instance	
ETE	0x118	TRCSEQRSTEVR	

This interface is accessible as follows:

- When OSLockStatus(), or !AllowExternalTraceAccess() or ! IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.