

## CTICHINSTATUS, CTI Channel In Status register

The CTICHINSTATUS characteristics are:

### Purpose

Provides the raw status of the ECT channel inputs to the CTI.

### Configuration

CTICHINSTATUS is in the Debug power domain.

### Attributes

CTICHINSTATUS is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19
<a href="#">CHIN31</a>	<a href="#">CHIN30</a>	<a href="#">CHIN29</a>	<a href="#">CHIN28</a>	<a href="#">CHIN27</a>	<a href="#">CHIN26</a>	<a href="#">CHIN25</a>	<a href="#">CHIN24</a>	<a href="#">CHIN23</a>	<a href="#">CHIN22</a>	<a href="#">CHIN21</a>	<a href="#">CHIN20</a>	<a href="#">CHIN19</a>

#### CHIN<n>, bit [n], for n = 31 to 0

Input channel <n> status.

Bits [31:N] are RAZ. N is the number of ECT channels implemented as defined by the [CTIDEVID](#).NUMCHAN field.

CHIN<n>	Meaning
0b0	Input channel <n> is inactive.
0b1	Input channel <n> is active.

If the ECT channels do not support multicycle events then it is implementation defined whether an input channel can be observed as active.

### Accessing CTICHINSTATUS

CTICHINSTATUS can be accessed through the external debug interface:

Component	Offset	Instance
CTI	0x138	CTICHINSTATUS

Accesses on this interface are **RO**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.