AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

# GICV\_CTLR, Virtual Machine Control Register

The GICV CTLR characteristics are:

### **Purpose**

Controls the behavior of virtual interrupts.

This register corresponds to the physical CPU interface register GICC CTLR.

## **Configuration**

This register is present only when FEAT\_GICv3\_LEGACY is implemented and EL2 is implemented. Otherwise, direct accesses to GICV\_CTLR are res0.

This register is available when a GIC implementation supports interrupt virtualization.

### **Attributes**

GICV\_CTLR is a 32-bit register.

## **Field descriptions**

31302928272625242322212019181716151413121110 9 8765 4 3 2 1 0

RESO | EOImode| RESO| CBPR| FIQEN| AckCt| EnableGrp1| EnableGrp

#### Bits [31:10]

Reserved, res0.

#### EOImode, bit [9]

Controls the behavior associated with the <u>GICV\_EOIR</u>, <u>GICV\_AEOIR</u>, and <u>GICV\_DIR</u> registers:

<b>EOImode</b>	Meaning	

Writes to GICV EOIR and 0b0 GICV AEOIR perform priority drop and deactivate interrupt operations simultaneously. Behavior on a write to GICV DIR is unpredictable. When it has completed processing the interrupt, the virtual machine writes to GICV EOIR or GICV AEOIR to deactivate the interrupt. The write updates the List registers and causes the virtual CPU interface to signal the interrupt completion to the physical Distributor. 0b1 Writes to GICV EOIR and **GICV AEOIR** perform priority drop operation only. Writes to GICV DIR perform deactivate interrupt operation only. When it has completed processing the interrupt, the virtual machine writes to GICV DIR to deactivate the interrupt. The write updates the List registers and causes the virtual CPU interface to signal the interrupt completion to the Distributor.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Bits [8:5]

Reserved, res0.

#### CBPR, bit [4]

Controls whether <u>GICV\_BPR</u> affects both Group 0 and Group 1 interrupts:

CBPR	Meaning	
CDIK	Meaning	

0b0	GICV_BPR affects Group 0
	virtual interrupts only.
	GICV ABPR affects Group 1
	virtual interrupts only.
0b1	GICV BPR affects both Group 0
	and Group 1 virtual interrupts.

For more information, see 'Priority grouping' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### FIQEn, bit [3]

FIQ Enable. Controls whether Group 0 virtual interrupts are presented as virtual FIQs:

FIQEn	Meaning
0b0	Group 0 virtual interrupts are
	presented as virtual IRQs.
0b1	Group 0 virtual interrupts are
	presented as virtual FIQs.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### AckCtl, bit [2]

Arm deprecates use of this bit. Arm strongly recommends that software is written to operate with this bit always cleared to 0.

Acknowledge control. When the highest priority interrupt is Group 1, determines whether <u>GICV\_IAR</u> causes the CPU interface to acknowledge the interrupt or returns the spurious identifier 1022, and whether <u>GICV\_HPPIR</u> returns the interrupt ID or the special identifier 1022.

AckCtl	Meaning
0b0	If the highest priority pending
	interrupt is Group 1, a read of
	<u>GICV_IAR</u> or <u>GICV_HPPIR</u>
	returns an interrupt ID of 1022.

0b1	If the highest priority pending interrupt is Group 1, a read of GICV_IAR or GICV_HPPIR
	returns the interrupt ID of the corresponding interrupt.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### EnableGrp1, bit [1]

Enables the signaling of Group 1 virtual interrupts by the virtual CPU interface to the virtual machine:

EnableGrp1	Meaning
0b0	Signaling of Group 1 interrupts is disabled.
0b1	Signaling of Group 1 interrupts is enabled.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### EnableGrp0, bit [0]

Enables the signaling of Group 0 virtual interrupts by the virtual CPU interface to the virtual machine:

EnableGrp0	Meaning
0b0	Signaling of Group 0
	interrupts is disabled.
0b1	Signaling of Group 0
	interrupts is enabled.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

## **Accessing GICV\_CTLR**

This register is used only when System register access is not enabled. When System register access is enabled:

- For AArch32 implementations, <u>ICC\_CTLR</u> provides equivalent functionality.
- For AArch64 implementations, <a href="ICC\_CTLR\_EL1">ICC\_CTLR\_EL1</a> provides equivalent functionality.

### GICV\_CTLR can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
GIC Virtual CPU	0x0000	GICV_CTLR
interface		

This interface is accessible as follows:

- When GICD CTLR.DS == 0, accesses to this register are **RW**.
- When an access is Secure, accesses to this register are **RW**.
- When an access is Non-secure, accesses to this register are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.