<u>SVE</u>	<u>SME</u>	Index by
Instructions	Instructions	Encoding

Pseu

NEGS

<u>Base</u> Instructions

Negate, setting flags, negates an optionally-shifted register value, and writes the result to the destination register. It updates the condition flags based on the result.

This is an alias of SUBS (shifted register). This means:

SIMD&FP

Instructions

- The encodings in this description are named to match the encodings of SUBS (shifted register).
- The description of <u>SUBS</u> (<u>shifted register</u>) gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

32-bit (sf == 0)

```
NEGS <Wd>>, <Wm>{, <shift> #<amount>}
is equivalent to
   SUBS <Wd>>, WZR, <Wm> {, <shift> #<amount>}
and is always the preferred disassembly.
```

64-bit (sf == 1)

```
NEGS <Xd>, <Xm>{, <shift> #<amount>}
is equivalent to
SUBS <Xd>, XZR, <Xm> {, <shift> #<amount>}
```

and is always the preferred disassembly.

Assembler Symbols

<wd></wd>	Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
<wm></wm>	Is the 32-bit name of the general-purpose source register, encoded in the "Rm" field.
<xd></xd>	Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.

<Xm>

Is the 64-bit name of the general-purpose source register, encoded in the "Rm" field.

<shift>

Is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in "shift":

shift	<shift></shift>	
00	LSL	
01	LSR	
10	ASR	
11	RESERVED	

<amount>

For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.

Operation

The description of <u>SUBS</u> (<u>shifted register</u>) gives the operational pseudocode for this instruction.

Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu