External

Registers

ID_AA64MMFR2_EL1, AArch64 Memory Model Feature Register 2

The ID AA64MMFR2 EL1 characteristics are:

Purpose

Provides information about the implemented memory model and memory management support in AArch64 state.

For general information about the interpretation of the ID registers, see 'Principles of the ID scheme for fields in ID registers'.

Configuration

Note

Prior to the introduction of the features described by this register, this register was unnamed and reserved, res0 from EL1, EL2, and EL3.

Attributes

ID AA64MMFR2 EL1 is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

E0PD	EVT	BBM	TTL	RES0	FWB	IDS	AT
ST	NV	CCIDX	VARange	IESB	LSM	UAO	CnP

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

EOPD, bits [63:60]

Indicates support for the EOPD mechanism. Defined values are:

E0PD	Meaning
0b0000	E0PDx mechanism is not
	implemented.
0b0001	E0PDx mechanism is
	implemented.

All other values are reserved.

FEAT_EOPD implements the functionality identified by the value 0b0001.

In Armv8.4, the permitted values are 0b0000 and 0b0001.

From Armv8.5, the only permitted value is 0b0001.

If FEAT EOPD is implemented, FEAT CSV3 must be implemented.

EVT, bits [59:56]

Enhanced Virtualization Traps. If EL2 is implemented, indicates support for the HCR_EL2. {TTLBOS, TTLBIS, TOCU, TICAB, TID4} traps. Defined values are:

EVT	Meaning
0b0000	HCR EL2. {TTLBOS, TTLBIS,
	TOCU, TICAB, TID4} traps are
	not supported.
0b0001	HCR EL2. (TOCU, TICAB,
	TID4 traps are supported.
	HCR_EL2.{TTLBOS, TTLBIS}
	traps are not supported.
0b0010	HCR EL2. {TTLBOS, TTLBIS,
	TOCU, TICAB, TID4} traps are
	supported.

All other values are reserved.

FEAT_EVT implements the functionality identified by the values 0b0001 and 0b0010.

If EL2 is not implemented, the only permitted value is 0b0000.

In Armv8.2, the permitted values are 0b0000, 0b0001, and 0b0010.

From Armv8.5, the permitted values are:

- 0b0000 when EL2 is not implemented.
- 0b0010 when EL2 is implemented.

BBM, bits [55:52]

Allows identification of the requirements of the hardware to have break-before-make sequences when changing block size for a translation.

BBM	Meaning
000000	Level 0 support for changing block size is supported.

0b0001	Level 1 support for changing
	block size is supported.
0b0010	Level 2 support for changing
	block size is supported.

FEAT_BBM implements the functionality identified by the values 0b0000, 0b0001, and 0b0010.

From Armv8.4, the permitted values are 0b0000, 0b0001, and 0b0010.

TTL, bits [51:48]

Indicates support for TTL field in address operations. Defined values are:

TTL	Meaning
0b0000	TLB maintenance instructions
	by address have bits[47:44] as
	res0.
0b0001	TLB maintenance instructions
	by address have bits[47:44]
	holding the TTL field.

All other values are reserved.

FEAT_TTL implements the functionality identified by the value 0b0001.

This field affects TLBI IPAS2E1, TLBI IPAS2E1IS, TLBI IPAS2E1OS, TLBI IPAS2LE1, TLBI IPAS2LE1, TLBI IPAS2LE1IS, TLBI IPAS2LE1OS, TLBI VAAE1, TLBI VAAE1IS, TLBI VAALE1S, TLBI VAALE1S, TLBI VAALE1S, TLBI VAALE1S, TLBI VAE1OS, TLBI VAE2, TLBI VAE2IS, TLBI VAE2OS, TLBI VAE3, TLBI VAE3IS, TLBI VAE3OS, TLBI VALE1, TLBI VALE1IS, TLBI VALE1OS, TLBI VALE2, TLBI VALE2IS, TLBI VALE2OS, TLBI VALE3, TLBI VALE3IS, TLBI VALE3OS.

From Armv8.4, the only permitted value is 0b0001.

Bits [47:44]

Reserved, res0.

FWB, bits [43:40]

Indicates support for <u>HCR_EL2</u>.FWB. Defined values are:

FWB

0b0000	HCR_EL2.FWB bit is not	
	supported.	
0b0001	HCR_EL2.FWB is supported.	

FEAT_S2FWB implements the functionality identified by the value 0b0001.

From Armv8.4, the only permitted value is 0b0001.

IDS, bits [39:36]

Indicates the value of ESR_ELx.EC that reports an exception generated by a read access to the feature ID space. Defined values are:

IDS	Meaning
060000	An exception which is generated by a read access to the feature ID space, other than a trap caused by $\frac{HCR_EL2}{EL2}$.TIDx, $\frac{SCTLR_EL1}{EL2}$.UCT, or $\frac{SCTLR_EL2}{EL2}$.UCT, is reported by $\frac{SCTLR_EL2}{EL2}$.
0b0001	All exceptions generated by an AArch64 read access to the feature ID space are reported by $ESR_ELx.EC == 0x18$.

All other values are reserved.

The Feature ID space is defined as the System register space in AArch64 with op0==3, op1== $\{0, 1, 3\}$, CRn==0, CRm== $\{0-7\}$, op2== $\{0-7\}$.

FEAT_IDST implements the functionality identified by the value 0b0001.

From Armv8.4, the only permitted value is 0b0001.

AT, bits [35:32]

Identifies support for unaligned single-copy atomicity and atomic functions. Defined values are:

AT	Meaning
0b0000	Unaligned single-copy atomicity and atomic functions are not
	supported.

0b0001	Unaligned single-copy atomicity and atomic functions with a 16-
	byte address range aligned to
	16-bytes are supported.

FEAT_LSE2 implements the functionality identified by the value 0b0001.

In Armv8.2, the permitted values are 0b0000 and 0b0001.

From Armv8.4, the only permitted value is 0b0001.

ST, bits [31:28]

Identifies support for small translation tables. Defined values are:

ST	Meaning
0b0000	The maximum value of the
	TCR_ELx.{T0SZ,T1SZ} and
	VTCR_EL2.T0SZ fields is 39.
0b0001	The maximum value of the
	TCR ELx.{T0SZ,T1SZ} and
	VTC $ar{R}$ EL2.T0SZ fields is 48 for
	4KB and 16KB granules, and 47
	for 64KB granules.

All other values are reserved.

FEAT_TTST implements the functionality identified by the value 0b0001.

If FEAT SEL2 is implemented, the only permitted value is 0b0001.

In an implementation which does not support FEAT_SEL2, the permitted values are 0b0000 and 0b0001.

NV, bits [27:24]

Nested Virtualization. If EL2 is implemented, indicates support for the use of nested virtualization. Defined values are:

NV	Meaning	
000000	Nested virtualization is not	
	supported.	
0b0001	The HCR EL2. (AT, NV1, NV)	
	bits are implemented.	
0b0010	The <u>VNCR_EL2</u> register and the	
	<u>HCR EL2</u> .{NV2, AT, NV1, NV}	
	bits are implemented.	

If EL2 is not implemented, the only permitted value is 0b0000.

FEAT_NV implements the functionality identified by the value 0b0001.

FEAT_NV2 implements the functionality identified by the value 0b0010.

In Armv8.3, if EL2 is implemented, the permitted values are 0b0000 and 0b0001.

From Armv8.4, if EL2 is implemented, the permitted values are 0b0000, 0b0001, and 0b0010.

CCIDX, bits [23:20]

Support for the use of revised <u>CCSIDR_EL1</u> register format. Defined values are:

CCIDX	Meaning
000000	32-bit format implemented for
	all levels of the CCSIDR_EL1.
0b0001	64-bit format implemented for
	all levels of the CCSIDR_EL1.

All other values are reserved.

FEAT_CCIDX implements the functionality identified by the value 0b0001.

From Armv8.3, the permitted values are 0b0000 and 0b0001.

VARange, bits [19:16]

Indicates support for a larger virtual address. Defined values are:

VARange	Meaning	Applies when
000000	VMSAv8-64 supports 48- bit VAs.	

0b0001 0b0010	VMSAv8-64 supports 52- bit VAs when using the 64KB translation granule. The size for other translation granules is not defined by this field. VMSAv9-128	When
010000	supports 56-	FEAT D128
	bit VAs.	<u> </u>
	DIL VAS.	is
		implemented

FEAT_LVA implements the functionality identified by the value 0b0001.

From Armv8.2, the permitted values are 0b0000 and 0b0001.

IESB, bits [15:12]

Indicates support for the IESB bit in the SCTLR_ELx registers. Defined values are:

IESB	Meaning
0b0000	IESB bit in the SCTLR_ELx
	registers is not supported.
0b0001	IESB bit in the SCTLR_ELx
	registers is supported.

All other values are reserved.

FEAT_IESB implements the functionality identified by the value 0b0001.

LSM, bits [11:8]

Indicates support for LSMAOE and nTLSMD bits in <u>SCTLR_EL1</u> and <u>SCTLR_EL2</u>. Defined values are:

LSM	Meaning
0b0000	LSMAOE and nTLSMD bits not
	supported.
0b0001	LSMAOE and nTLSMD bits
	supported.

FEAT_LSMAOC implements the functionality identified by the value 0b0001.

UAO, bits [7:4]

User Access Override. Defined values are:

UAO	Meaning	
000000	UAO not supported.	
0b0001	UAO supported.	

All other values are reserved.

FEAT_UAO implements the functionality identified by the value 0b0001.

From Armv8.2, the only permitted value is 0b0001.

CnP, bits [3:0]

Indicates support for Common not Private translations. Defined values are:

CnP	Meaning
000000	Common not Private
	translations not supported.
0b0001	Common not Private
	translations supported.

All other values are reserved.

FEAT_TTCNP implements the functionality identified by the value 0b0001.

From Armv8.2, the only permitted value is 0b0001.

Accessing ID AA64MMFR2 EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, ID_AA64MMFR2_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0111	0b010

```
if PSTATE.EL == ELO then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &&
(IsFeatureImplemented(FEAT_FGT) | !
IsZero(ID_AA64MMFR2_EL1) | boolean
IMPLEMENTATION DEFINED "ID AA64MMFR2 EL1 trapped by
HCR_EL2.TID3") && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID\_AA64MMFR2\_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ID AA64MMFR2 EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID\_AA64MMFR2\_EL1;
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.