<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Pseu

#### **SHA256SU1**

SHA256 schedule update 1.

# Advanced SIMD (FEAT\_SHA256)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 0 1 1 1 1 1 0 0 0 0 Rm 0 1 1 0 0 0 Rn Rd
```

```
SHA256SU1 <Vd>.4S, <Vn>.4S, <Vm>.4S
```

```
integer d = <u>UInt</u>(Rd);
integer n = <u>UInt</u>(Rn);
integer m = <u>UInt</u>(Rm);
if !IsFeatureImplemented(FEAT_SHA256) then UNDEFINED;
```

## **Assembler Symbols**

<Vd> Is the name of the SIMD&FP source and destination

register, encoded in the "Rd" field.

<Vn> Is the name of the second SIMD&FP source register,

encoded in the "Rn" field.

<Vm> Is the name of the third SIMD&FP source register, encoded

in the "Rm" field.

#### **Operation**

```
AArch64.CheckFPAdvSIMDEnabled();
bits(128) operand1 = \underline{V}[d, 128];
bits(128) operand2 = \underline{V}[n, 128];
bits (128) operand3 = V[m, 128];
bits(128) result;
bits(128) T0 = operand3<31:0>:operand2<127:32>;
bits(64) T1;
bits(32) elt;
T1 = operand3<127:64>;
for e = 0 to 1
    elt = Elem[T1, e, 32];
    elt = ROR (elt, 17) EOR ROR (elt, 19) EOR LSR (elt, 10);
    elt = elt + Elem[operand1, e, 32] + Elem[T0, e, 32];
    Elem[result, e, 32] = elt;
T1 = result < 63:0>;
for e = 2 to 3
    elt = Elem[T1, e-2, 32];
    elt = ROR (elt, 17) EOR ROR (elt, 19) EOR LSR (elt, 10);
    elt = elt + Elem[operand1, e, 32] + Elem[T0, e, 32];
```

```
Elem[result, e, 32] = elt;

V[d, 128] = result;
```

# **Operational information**

## If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu