TRBCIDR3, Component Identification Register 3

The TRBCIDR3 characteristics are:

Purpose

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

Configuration

This register is present only when FEAT_TRBE_EXT is implemented. Otherwise, direct accesses to TRBCIDR3 are res0.

TRBCIDR3 is in the Core power domain.

Attributes

TRBCIDR3 is a 32-bit register.

Field descriptions

| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 | 7 6 5 4 3 2 1 0 |
|---|-----------------|
| RES0 | PRMBL_3 |

Bits [31:8]

Reserved, res0.

PRMBL 3, bits [7:0]

Component identification preamble, segment 3.

Reads as 0xB1.

Access to this field is **RO**.

Accessing TRBCIDR3

TRBCIDR3 can be accessed through the external debug interface:

| Component Offset Instance |
|---------------------------|
|---------------------------|

| TRBE | 0xFFC | TRBCIDR3 | |
|------|-------|----------|--|
|------|-------|----------|--|

This interface is accessible as follows:

- When DoubleLockStatus() or !IsCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.