

## GICR\_CTLR, Redistributor Control Register

The GICR\_CTLR characteristics are:

### Purpose

Controls the operation of a Redistributor, and enables the signaling of LPIs by the Redistributor to the connected PE.

### Configuration

A copy of this register is provided for each Redistributor.

### Attributes

GICR\_CTLR is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
UWP	RES0	DPG1S	DPG1NS	DPG0																										RWP	IR	CES	EnableLPIs

#### UWP, bit [31]

Upstream Write Pending. Read-only. Indicates whether all upstream writes have been communicated to the Distributor.

UWP	Meaning
0b0	The effects of all upstream writes have been communicated to the Distributor, including any Generate SGI packets. For more information, see 'Generate SGI (ICC)' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

0b1 Not all the effects of upstream writes, including any Generate SGI packets, have been communicated to the Distributor. For more information, see 'Generate SGI (ICC)' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

---

## Bits [30:27]

Reserved, res0.

## DPG1S, bit [26]

Disable Processor selection for Group 1 Secure interrupts. When [GICR\\_TYPER](#).DPGS == 1:

DPG1S	Meaning
0b0	A Group 1 Secure SPI configured to use the 1 of N distribution model can select this PE, if the PE is not asleep and if Secure Group 1 interrupts are enabled.
0b1	A Group 1 Secure SPI configured to use the 1 of N distribution model cannot select this PE.

---

When [GICR\\_TYPER](#).DPGS == 0 this bit is RAZ/WI.

When [GICD\\_CTLR](#).DS==1, this field is RAZ/WI. In GIC implementations that support two Security states, this field is only accessible by Secure accesses, and is RAZ/WI to Non-secure accesses.

It is implementation defined whether these bits affect the selection of PEs for interrupts using the 1 of N distribution model when [GICD\\_CTLR](#).ARE\_S==0.

The reset behavior of this field is:

- On a GIC reset, this field resets to 0.

## DPG1NS, bit [25]

Disable Processor selection for Group 1 Non-secure interrupts. When [GICR\\_TYPER](#).DPGS == 1:

<b>DPG1NS</b>	<b>Meaning</b>
0b0	A Group 1 Non-secure SPI configured to use the 1 of N distribution model can select this PE, if the PE is not asleep and if Non-secure Group 1 interrupts are enabled.
0b1	A Group 1 Non-secure SPI configured to use the 1 of N distribution model cannot select this PE.

When [GICR\\_TYPER](#).DPGS == 0 this bit is RAZ/WI.

It is implementation defined whether these bits affect the selection of PEs for interrupts using the 1 of N distribution model when [GICD\\_CTLR](#).ARE\_NS==0.

The reset behavior of this field is:

- On a GIC reset, this field resets to 0.

#### **DPG0, bit [24]**

Disable Processor selection for Group 0 interrupts. When [GICR\\_TYPER](#).DPGS == 1:

<b>DPG0</b>	<b>Meaning</b>
0b0	A Group 0 SPI configured to use the 1 of N distribution model can select this PE, if the PE is not asleep and if Group 0 interrupts are enabled.
0b1	A Group 0 SPI configured to use the 1 of N distribution model cannot select this PE.

When [GICR\\_TYPER](#).DPGS == 0 this bit is RAZ/WI.

When [GICD\\_CTLR](#).DS == 1, this field is always accessible. In GIC implementations that support two Security states, this field is RAZ/WI to Non-secure accesses.

It is implementation defined whether these bits affect the selection of PEs for interrupts using the 1 of N distribution model when [GICD\\_CTLR](#).ARE\_S == 0.

The reset behavior of this field is:

- On a GIC reset, this field resets to 0.

## Bits [23:4]

Reserved, res0.

### RWP, bit [3]

Register Write Pending. This bit indicates whether a register write for the current Security state is in progress or not.

RWP	Meaning
0b0	<p>The effect of all previous writes to the following registers are visible to all agents in the system:</p> <ul style="list-style-type: none"><li>• <a href="#">GICR_ICENABLER0</a></li><li>• <a href="#">GICR_CTLR.DPG1S</a></li><li>• <a href="#">GICR_CTLR.DPG1NS</a></li><li>• <a href="#">GICR_CTLR.DPG0</a></li><li>• <a href="#">GICR_CTLR</a>, which clears EnableLPIs from 1 to 0.</li><li>• In FEAT_GICv4p1, <a href="#">GICR_VPROPBASER</a>, which clears Valid from 1 to 0.</li></ul>
0b1	<p>The effect of all previous writes to the following registers are not guaranteed by the architecture to be visible to all agents in the system while the changes are still being propagated:</p> <ul style="list-style-type: none"><li>• <a href="#">GICR_ICENABLER0</a></li><li>• <a href="#">GICR_CTLR.DPG1S</a></li><li>• <a href="#">GICR_CTLR.DPG1NS</a></li><li>• <a href="#">GICR_CTLR.DPG0</a></li><li>• <a href="#">GICR_CTLR</a>, which clears EnableLPIs from 1 to 0.</li><li>• In FEAT_GICv4p1, <a href="#">GICR_VPROPBASER</a>, which clears Valid from 1 to 0.</li></ul>

### IR, bit [2]

LPI invalidate registers supported.

This bit is read-only.

IR	Meaning
0b0	<p>This bit does not indicate whether the GICR_INVLPIR, GICR_INVALLR and GICR_SYNCR are implemented or not.</p>

0b1 GICR\_INVLPIR, GICR\_INVALLR  
and GICR\_SYNCR are  
implemented.

---

If [GICR\\_TYPER.DirectLPI](#) is 1 or [GICR\\_TYPER.RVPEI](#) is 1,  
[GICR\\_INVLPIR](#), [GICR\\_INVALLR](#), and [GICR\\_SYNCR](#) are always  
implemented.

Arm recommends that implementations report GICR\_CTLR.IR as 1 in  
these cases.

## CES, bit [1]

Clear Enable Supported.

This bit is read-only.

CES	Meaning
0b0	The IRI does not indicate whether GICR_CTLR.EnableLPis is res1 once set.
0b1	GICR_CTLR.EnableLPis is not res1 once set.

Implementing GICR\_CTLR.EnableLPis as programmable and not  
reporting GICR\_CTLR.CES == 1 is deprecated.

Implementing GICR\_CTLR.EnableLPis as res1 once set is  
deprecated.

When GICR\_CTLR.CES == 0, software cannot assume that  
GICR\_CTLR.EnableLPis is programmable without observing the bit  
being cleared.

## EnableLPis, bit [0]

In implementations where affinity routing is enabled for the Security  
state:

EnableLPis	Meaning
0b0	LPI support is disabled. Any doorbell interrupt generated as a result of a write to a virtual LPI register must be discarded, and any ITS translation requests or commands involving LPis in this Redistributor are ignored.
0b1	LPI support is enabled.

---

**Note**

If [GICR\\_TYPER](#).PLPIS == 0, this field is res0. If [GICD\\_CTLR](#).ARE\_NS is written from 1 to 0 when this bit is 1, behavior is an implementation defined choice between clearing GICR\_CTLR.EnableLPIS to 0 or maintaining its current value.

---

When affinity routing is not enabled for the Non-secure state, this bit is res0.

When written from 0 to 1, the Redistributor loads the LPI Pending table from memory to check for any pending interrupts.

After it has been written to 1, it is implementation defined whether the bit becomes res1 or can be cleared by to 0.

Where the bit remains programmable:

- Software must observe GICR\_CTLR.RWP==0 after clearing GICR\_CTLR.EnableLPIS from 1 to 0 before writing [GICR\\_PENDBASER](#) or [GICR\\_PROPBASER](#), otherwise behavior is unpredictable.
- Software must observe GICR\_CTLR.RWP==0 after clearing GICR\_CTLR.EnableLPIS from 1 to 0 before setting GICR\_CTLR.EnableLPIS to 1, otherwise behavior is unpredictable.

---

**Note**

If one or more ITS is implemented, Arm strongly recommends that all LPIS are mapped to another Redistributor before GICR\_CTLR.EnableLPIS is cleared to 0.

---

The reset behavior of this field is:

- On a GIC reset, this field resets to 0.

The participation of a PE in the 1 of N distribution model for a given interrupt group is governed by the concatenation of [GICR\\_WAKER](#).ProcessorSleep, the appropriate [GICR\\_CTLR](#).DPG{1, 0} bit, and the PE interrupt group enable. The behavior options are:

---

PS	DPG{1S, 1NS, 0}	Enable	PE Behavior
0b0	0b0	0b0	The PE cannot be selected.
0b0	0b0	0b1	The PE can be selected.

---

PS	DPG{1S, 1NS, 0}	Enable	PE Behavior
0b0	0b1	*	The PE cannot be selected.
0b1	*	*	The PE cannot be selected when <a href="#">GICD_CTLR.E1NWF</a> == 0. When <a href="#">GICD_CTLR.E1NWF</a> == 1, the mechanism by which PEs are selected is implementation defined.

If an SPI using the 1 of N distribution model has been forwarded to the PE, and a write to GICR\_CTLR occurs that changes the DPG bit for the interrupt group of the SPI, the IRI must attempt to select a different target PE for the SPI. This might have no effect on the forwarded SPI if it has already been activated.

## Accessing GICR\_CTLR

**GICR\_CTLR can be accessed through the memory-mapped interfaces:**

Component	Frame	Offset	Instance
GIC Redistributor	RD_base	0x0000	GICR_CTLR

Accesses on this interface are **RW**.

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.