AArch64
Instructions

Index by Encoding

External Registers

# TRBPIDR1, Peripheral Identification Register 1

The TRBPIDR1 characteristics are:

# **Purpose**

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

# **Configuration**

This register is present only when FEAT\_TRBE\_EXT is implemented. Otherwise, direct accesses to TRBPIDR1 are res0.

TRBPIDR1 is in the Core power domain.

## **Attributes**

TRBPIDR1 is a 32-bit register.

# Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	8	7	6	5	4	3	2	1	0
RES0		DES 0			PART 1				

#### Bits [31:8]

Reserved, res0.

#### **DES\_0, bits [7:4]**

Designer, JEP106 identification code, bits [3:0]. TRBPIDR1.DES\_0 and <u>TRBPIDR2</u>.DES\_1 together form the JEDEC-assigned JEP106 identification code for the designer of the component. The parity bit in the JEP106 identification code is not included. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org.

#### Note

For a component designed by Arm Limited, the JEP106 identification code is 0x3B.

This field has an implementation defined value.

Access to this field is **RO**.

#### **PART 1, bits [3:0]**

Part number, bits [11:8].

The part number is selected by the designer of the component, and is stored in TRBPIDR1.PART 1 and <u>TRBPIDR0</u>.PART 0.

This field has an implementation defined value.

Access to this field is **RO**.

# **Accessing TRBPIDR1**

### TRBPIDR1 can be accessed through the external debug interface:

Component	Offset	Instance
TRBE	0xFE4	TRBPIDR1

This interface is accessible as follows:

- When DoubleLockStatus() or !IsCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.