AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

TRCCLAIMSET, Claim Tag Set Register

The TRCCLAIMSET characteristics are:

Purpose

In conjunction with <u>TRCCLAIMCLR</u>, provides Claim Tag bits that can be separately set and cleared to indicate whether functionality is in use by a debug agent.

For additional information, see the CoreSight Architecture Specification.

Configuration

External register TRCCLAIMSET bits [31:0] are architecturally mapped to AArch64 System register TRCCLAIMSET[31:0].

This register is present only when FEAT_ETE is implemented and FEAT_TRC_EXT is implemented. Otherwise, direct accesses to TRCCLAIMSET are res0.

The number of claim tag bits implemented is implementation defined. Arm recommends that implementations support a minimum of four claim tag bits, that is, SET[3:0] reads as <code>0b1111</code>.

Attributes

TRCCLAIMSET is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 1 SET[31]SET[30]SET[29]SET[28]SET[27]SET[26]SET[25]SET[24]SET[23]SET[22]SET[21]SET[20]SET

SET[<m>], bit [m], for m = 31 to 0

Claim Tag Set. Indicates whether Claim Tag bit <m> is implemented, and is used to set Claim Tag bit <m> to 1.

SET[<m>]</m>	Meaning
0b0	On a read: Claim Tag bit
	<m> is not implemented.</m>
	On a write: Ignored.

0b1	On a read: Claim Tag bit		
	<m> is implemented.</m>		
	On a write: Set Claim Tag		
	bit $<$ m $>$ to 1.		

This bit reads-as-zero and ignores writes if m > the number of Claim Tag bits.

Access to this field is **RAO/W1S**.

Accessing TRCCLAIMSET

TRCCLAIMSET can be accessed through the external debug interface:

Component	Offset	Instance	
ETE	0xFA0	TRCCLAIMSET	

This interface is accessible as follows:

- When OSLockStatus() or !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.