<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Pseu

Sh

Pseu

CBNZ

Compare and Branch on Nonzero compares the value in a register with zero, and conditionally branches to a label at a PC-relative offset if the comparison is not equal. It provides a hint that this is not a subroutine call or return. This instruction does not affect the condition flags.

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 sf 0 1 1 0 1 0 1 mm19 Rt
```

```
32-bit (sf == 0)

CBNZ <Wt>, <label>
64-bit (sf == 1)

CBNZ <Xt>, <label>

integer t = UInt(Rt);
constant integer datasize = 32 << UInt(sf);
bits(64) offset = SignExtend(imm19:'00', 64);</pre>
```

Assembler Symbols

<Wt> Is the 32-bit name of the general-purpose register to be

tested, encoded in the "Rt" field.

<Xt> Is the 64-bit name of the general-purpose register to be

tested, encoded in the "Rt" field.

Is the program label to be conditionally branched to. Its

offset from the address of this instruction, in the range

+/-1MB, is encoded as "imm19" times 4.

Operation

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.