

# TRCBBCTLR, Branch Broadcast Control Register

The TRCBBCTLR characteristics are:

## Purpose

Controls the regions in the memory map where branch broadcasting is active.

## Configuration

External register TRCBBCTLR bits [31:0] are architecturally mapped to AArch64 System register [TRCBBCTLR\[31:0\]](#).

This register is present only when FEAT\_ETE is implemented, FEAT\_TRC\_EXT is implemented, TRCIDR0.TRCBB == 1 and UInt(TRCIDR4.NUMACPAIRS) > 0. Otherwise, direct accesses to TRCBBCTLR are res0.

## Attributes

TRCBBCTLR is a 32-bit register.

## Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	
RES0																								MODE	RANGE[7]	RANGE[6]	RANGE[5]	RANGE[4]	RANGE[3]

### Bits [31:9]

Reserved, res0.

### MODE, bit [8]

Mode.

MODE	Meaning
------	---------

0b0	<p>Exclude Mode.</p> <p>Branch broadcasting is not active for instructions in the address ranges defined by TRCBBCTLR.RANGE.</p> <p>If TRCBBCTLR.RANGE == 0x00 then branch broadcasting is active for all instructions.</p>
0b1	<p>Include Mode.</p> <p>Branch broadcasting is active for instructions in the address ranges defined by TRCBBCTLR.RANGE.</p> <p>If TRCBBCTLR.RANGE == 0x00 then the behavior of the trace unit is constrained unpredictable. That is, the trace unit might or might not consider any instructions to be in a branch broadcasting region.</p>

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

#### **RANGE[<m>], bit [m], for m = 7 to 0**

Address range field.

Selects whether Address Range Comparator <m> is used with branch broadcasting.

<b>RANGE[&lt;m&gt;]</b>	<b>Meaning</b>
0b0	The address range that Address Range Comparator <m> defines, is not selected.
0b1	The address range that Address Range Comparator <m> defines, is selected.

This bit is res0 if m >= [TRCIDR4](#).NUMACPAIRS.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

# Accessing TRCBBCTLR

Must be programmed if [TRCCONFIGR](#).BB == 1.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

**TRCBBCTLR can be accessed through the external debug interface:**

Component	Offset	Instance
ETE	0x03C	TRCBBCTLR

This interface is accessible as follows:

- When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.