AArch64
Instructions

Index by Encoding

External Registers

## EDECCR, External Debug Exception Catch Control Register

The EDECCR characteristics are:

## **Purpose**

Controls Exception Catch debug events. For more information, see 'Exception Catch debug event'.

## **Configuration**

External register EDECCR bits [31:0] are architecturally mapped to AArch64 System register OSECCR EL1[31:0].

External register EDECCR bits [31:0] are architecturally mapped to AArch32 System register DBGOSECCR[31:0].

EDECCR is in the Core power domain.

### **Attributes**

EDECCR is a 32-bit register.

## Field descriptions

313029282726252423 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7

RESO RLR2|RLR1|RLR0|RESO|RLE2|RLE1|RLE0|NSR3|NSR2|NSR1|NSR0|SR3|SR2|SR1|SR0|NSE3

#### Bits [31:23]

Reserved, res0.

## RLR2, bit [22]

When FEAT RME is implemented:

Controls exception catch on exception return to Realm EL2 in conjunction with EDECCR.RLE2.

RLR2	Meaning
------	---------

0b0	If EDECCR.RLE2 is 0, then Exception Catch debug events are disabled for Realm EL2. If EDECCR.RLE2 is 1, then Exception Catch debug events are enabled for exception entry and exception return to Realm EL2.
0b1	If EDECCR.RLE2 is 0, then Exception Catch debug events are enabled for exception returns to Realm EL2. If EDECCR.RLE2 is 1, then Exception Catch debug events are enabled for exception entry to Realm EL2.

• On a Cold reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

# RLR1, bit [21] When FEAT\_RME is implemented:

Controls exception catch on exception return to Realm EL1 in conjunction with EDECCR.RLE1.

RLR1	Meaning
0b0	If EDECCR.RLE1 is 0, then
	Exception Catch debug events
	are disabled for Realm EL1.
	If EDECCR.RLE1 is 1, then
	Exception Catch debug events
	are enabled for exception entry
	and exception return to Realm
	EL1.
0b1	If EDECCR.RLE1 is 0, then
	Exception Catch debug events
	are enabled for exception
	returns to Realm EL1.
	If EDECCR.RLE1 is 1, then
	Exception Catch debug events
	are enabled for exception entry
	to Realm EL1.

• On a Cold reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

# RLR0, bit [20] When FEAT RME is implemented:

Controls exception catch on exception return to Realm ELO.

RLR0	Meaning
0b0	Exception Catch debug events
	are disabled for Realm EL0.
0b1	Exception Catch debug events
	are enabled for exception
	returns to Realm ELO.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

#### Bit [19]

Reserved, res0.

# RLE2, bit [18] When FEAT RME is implemented:

Controls exception catch on exception entry to Realm EL2. Also controls exception catch on exception return to Realm EL2 in conjunction with EDECCR.RLR2.

RLE2	Meaning
0b0	If EDECCR.RLR2 is 0, then
	Exception Catch debug events
	are disabled for Realm EL2.
	If EDECCR.RLR2 is 1, then
	Exception Catch debug events
	are enabled for exception
	returns to Realm EL2.

0b1	If EDECCR.RLR2 is 0, then Exception Catch debug events are enabled for exception entry and exception return to Realm
	EL2.
	If EDECCR.RLR2 is 1, then
	Exception Catch debug events
	are enabled for exception entry
	to Realm EL2.

• On a Cold reset, this field resets to 0.

### Otherwise:

Reserved, res0.

# RLE1, bit [17] When FEAT RME is implemented:

Controls exception catch on exception entry to Realm EL1. Also controls exception catch on exception return to Realm EL1 in conjunction with EDECCR.RLR1.

RLE1	Meaning
0b0	If EDECCR.RLR1 is 0, then
	Exception Catch debug events
	are disabled for Realm EL1.
	If EDECCR.RLR1 is 1, then
	Exception Catch debug events
	are enabled for exception
	returns to Realm EL1.
0b1	If EDECCR.RLR1 is 0, then
	Exception Catch debug events
	are enabled for exception entry
	and exception return to Realm
	EL1.
	If EDECCR.RLR1 is 1, then
	Exception Catch debug events
	are enabled for exception entry
	to Realm EL1.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

### **RLEO, bit [16]**

Access to this field is **RESO**.

#### NSR3, bit [15]

Access to this field is **RESO**.

## NSR2, bit [14]

### When FEAT\_Debugv8p2 is implemented and Non-secure EL2 is implemented:

Controls exception catch on exception return to Non-secure EL2 in conjunction with EDECCR.NSE2.

NSR2	Meaning
0b0	If EDECCR.NSE2 is 0, then
	Exception Catch debug events
	are disabled for Non-secure EL2.
	If EDECCR.NSE2 is 1, then
	Exception Catch debug events
	are enabled for exception entry,
	reset entry, and exception return
	to Non-secure EL2.
0b1	If EDECCR.NSE2 is 0, then
	Exception Catch debug events
	are enabled for exception
	returns to Non-secure EL2.
	If EDECCR.NSE2 is 1, then
	Exception Catch debug events
	are enabled for exception entry
	and reset entry to Non-secure
	EL2.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

# NSR1, bit [13] When FEAT Debugv8p2 is implemented and Non-secure EL1 is implemented:

Controls exception catch on exception return to Non-secure EL1 in conjunction with EDECCR.NSE1.

NSR1	Meaning
0b0	If EDECCR.NSE1 is 0, then
	Exception Catch debug events
	are disabled for Non-secure EL1.
	If EDECCR.NSE1 is 1, then
	Exception Catch debug events
	are enabled for exception entry,
	reset entry, and exception return
	to Non-secure EL1.
0b1	If EDECCR.NSE1 is 0, then
	Exception Catch debug events
	are enabled for exception
	returns to Non-secure EL1.
	If EDECCR.NSE1 is 1, then
	Exception Catch debug events
	are enabled for exception entry
	and reset entry to Non-secure
	EL1.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

# NSR0, bit [12]

When FEAT\_Debugv8p2 is implemented and Non-secure EL0 is implemented:

Controls exception catch on exception return to Non-secure ELO.

NSR0	Meaning
0b0	Exception Catch debug events
	are disabled for Non-secure EL0.
0b1	Exception Catch debug events
	are enabled for exception
	returns to Non-secure EL0.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

# SR3, bit [11] When FEAT\_Debugv8p2 is implemented and EL3 is implemented:

Controls exception catch on exception return to EL3 in conjunction with EDECCR.SE3.

SR3	Meaning
0b0	If EDECCR.SE3 is 0, then
	Exception Catch debug events are
	disabled for EL3.
	If EDECCR.SE3 is 1, then
	Exception Catch debug events are
	enabled for exception entry, reset
	entry, and exception return to
	EL3.
0b1	If EDECCR.SE3 is 0, then
	Exception Catch debug events are
	enabled for exception returns to
	EL3.
	If EDECCR.SE3 is 1, then
	Exception Catch debug events are
	enabled for exception entry and
	reset entry to EL3.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

### SR2, bit [10]

#### When FEAT Debugy8p2 is implemented and FEAT SEL2 is implemented:

Controls exception catch on exception return to Secure EL2 in conjunction with EDECCR.SE2.

SR2	Meaning
-----	---------

0d0	If EDECCR.SE2 is 0, then
	Exception Catch debug events are
	disabled for Secure EL2.
	If EDECCR.SE2 is 1, then
	Exception Catch debug events are
	enabled for exception entry, reset
	entry, and exception return to
	Secure EL2.
0b1	If EDECCR.SE2 is 0, then
	Exception Catch debug events are
	enabled for exception returns to
	Secure EL2.
	If EDECCR.SE2 is 1, then
	Exception Catch debug events are
	enabled for exception entry and
	reset entry to Secure EL2.

• On a Cold reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

# SR1, bit [9] When FEAT\_Debugv8p2 is implemented and Secure EL1 is implemented:

Controls exception catch on exception return to Secure EL1 in conjunction with EDECCR.SE1.

SR1	Meaning
0b0	If EDECCR.SE1 is 0, then
	Exception Catch debug events are
	disabled for Secure EL1.
	If EDECCR.SE1 is 1, then
	Exception Catch debug events are
	enabled for exception entry, reset
	entry, and exception return to
	Secure EL1.
0b1	If EDECCR.SE1 is 0, then
	Exception Catch debug events are
	enabled for exception returns to
	Secure EL1.
	If EDECCR.SE1 is 1, then
	Exception Catch debug events are
	enabled for exception entry and
	reset entry to Secure EL1.

• On a Cold reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

### SR0, bit [8]

#### When FEAT\_Debugv8p2 is implemented and Secure EL0 is implemented:

Controls exception catch on exception return to Secure ELO.

SR0	Meaning
0b0	Exception Catch debug events are disabled for Secure EL0.
0b1	Exception Catch debug events are enabled for exception returns to Secure EL0.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

#### **NSE3**, bit [7]

Access to this field is **RESO**.

### **NSE2, bit [6]**

#### When FEAT Debugv8p2 is implemented and Non-secure EL2 is implemented:

Controls exception catch on exception entry to Non-secure EL2. Also controls exception catch on exception return to Non-secure EL2 in conjunction with EDECCR.NSR2.

NSE2	Meaning
0b0	If EDECCR.NSR2 is 0, then
	Exception Catch debug events
	are disabled for Non-secure EL2.
	If EDECCR.NSR2 is 1, then
	Exception Catch debug events
	are enabled for exception
	returns to Non-secure EL2.

0b1	If EDECCR.NSR2 is 0, then Exception Catch debug events are enabled for exception entry, reset entry, and exception return
	to Non-secure EL2.
	If EDECCR.NSR2 is 1, then
	Exception Catch debug events
	are enabled for exception entry
	and reset entry to Non-secure
	EL2.

#### Note

It is implementation defined whether a reset entry to an Exception level will generate an Exception Catch debug event.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

### When Non-secure EL2 is implemented:

Coarse-grained exception catch for Non-secure EL2. Controls Exception Catch debug events for Non-secure EL2.

NSE2	Meaning
0d0	Exception Catch debug events are disabled for Non-secure EL2.
0b1	Exception Catch debug events are enabled for Non-secure EL2.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

### NSE1, bit [5]

When FEAT Debugy8p2 is implemented and Non-secure EL1 is implemented:

Controls exception catch on exception entry to Non-secure EL1. Also controls exception catch on exception return to Non-secure EL1 in conjunction with EDECCR.NSR1.

NSE1	Meaning	

0b0	If EDECCR.NSR1 is 0, then
	Exception Catch debug events
	are disabled for Non-secure EL1.
	If EDECCR.NSR1 is 1, then
	Exception Catch debug events
	are enabled for exception
	returns to Non-secure EL1.
0b1	If EDECCR.NSR1 is 0, then
	Exception Catch debug events
	are enabled for exception entry,
	reset entry, and exception return
	to Non-secure EL1.
	If EDECCR.NSR1 is 1, then
	Exception Catch debug events
	are enabled for exception entry
	and reset entry to Non-secure
	EL1.

#### **Note**

It is implementation defined whether a reset entry to an Exception level will generate an Exception Catch debug event.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

#### When Non-secure EL1 is implemented:

Coarse-grained exception catch for Non-secure EL1. Controls Exception Catch debug events for Non-secure EL1.

NSE1	Meaning
0b0	Exception Catch debug events
	are disabled for Non-secure EL1.
0b1	Exception Catch debug events
	are enabled for Non-secure EL1.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

#### **NSE0**, bit [4]

Access to this field is **RESO**.

# SE3, bit [3] When FEAT Debugv8p2 is implemented and EL3 is implemented:

Controls exception catch on exception entry to EL3. Also controls exception catch on exception return to EL3 in conjunction with EDECCR.SR3.

SE3	Meaning
0d0	If EDECCR.SR3 is 0, then
	Exception Catch debug events are
	disabled for EL3.
	If EDECCR.SR3 is 1, then
	Exception Catch debug events are
	enabled for exception returns to
	EL3.
0b1	If EDECCR.SR3 is 0, then
	Exception Catch debug events are
	enabled for exception entry, reset
	entry, and exception return to EL3.
	If EDECCR.SR3 is 1, then
	Exception Catch debug events are
	enabled for exception entry and
	reset entry to EL3.

#### **Note**

It is implementation defined whether a reset entry to an Exception level will generate an Exception Catch debug event.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

#### When FEAT Debugv8p2 is not implemented and EL3 is implemented:

Coarse-grained exception catch for EL3. Controls Exception Catch debug events for EL3.

SE3	Meaning
0b0	Exception Catch debug events are disabled for EL3.
0b1	Exception Catch debug events are enabled for EL3.

• On a Cold reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

### **SE2, bit [2]**

#### When FEAT\_Debugv8p2 is implemented and FEAT\_SEL2 is implemented:

Controls exception catch on exception entry to Secure EL2. Also controls exception catch on exception return to Secure EL2 in conjunction with EDECCR.SR2.

SE2	Meaning
0b0	If EDECCR.SR2 is 0, then
	Exception Catch debug events are
	disabled for Secure EL2.
	If EDECCR.SR2 is 1, then
	Exception Catch debug events are
	enabled for exception returns to
	Secure EL2.
0b1	If EDECCR.SR2 is 0, then
	Exception Catch debug events are
	enabled for exception entry, reset
	entry, and exception return to
	Secure EL2.
	If EDECCR.SR2 is 1, then
	Exception Catch debug events are
	enabled for exception entry and
	reset entry to Secure EL2.

#### **Note**

It is implementation defined whether a reset entry to an Exception level will generate an Exception Catch debug event.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

# SE1, bit [1] When FEAT Debugv8p2 is implemented and Secure EL1 is implemented:

Controls exception catch on exception entry to Secure EL1. Also controls exception catch on exception return to Secure EL1 in conjunction with EDECCR.SR1.

SE1	Meaning
0b0	If EDECCR.SR1 is 0, then
	Exception Catch debug events are
	disabled for Secure EL1.
	If EDECCR.SR1 is 1, then
	Exception Catch debug events are
	enabled for exception returns to
	Secure EL1.
0b1	If EDECCR.SR1 is 0, then
	Exception Catch debug events are
	enabled for exception entry, reset
	entry, and exception return to
	Secure EL1.
	If EDECCR.SR1 is 1, then
	Exception Catch debug events are
	enabled for exception entry and
	reset entry to Secure EL1.

#### Note

It is implementation defined whether a reset entry to an Exception level will generate an Exception Catch debug event.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

#### When Secure EL1 is implemented:

Coarse-grained exception catch for Secure EL1. Controls Exception Catch debug events for Secure EL1.

SE1	Meaning
0b0	Exception Catch debug events are disabled for Secure EL1.
0b1	Exception Catch debug events are enabled for Secure EL1.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

#### Otherwise:

Reserved, res0.

#### **SE0**, bit [0]

Access to this field is **RESO**.

## **Accessing EDECCR**

### **EDECCR** can be accessed through the external debug interface:

Component	Offset	Instance	
Debug	0x098	EDECCR	

This interface is accessible as follows:

- When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and SoftwareLockStatus(), accesses to this register are **RO**.
- When IsCorePowered(), !DoubleLockStatus(), !OSLockStatus() and ! SoftwareLockStatus(), accesses to this register are **RW**.
- Otherwise, accesses to this register generate an error response.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<b>Registers</b>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.