| <u>c by</u> | Sh    |
|-------------|-------|
| ding        | Pseud |

| <u>Base</u>         | SIMD&FP             | <u>SVE</u>          | <u>SME</u>          | Index by        |
|---------------------|---------------------|---------------------|---------------------|-----------------|
| <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <b>Encoding</b> |

## FCM<cc> (zero)

Floating-point compare vector with zero

Compare active floating-point elements in the source vector with zero, and place the boolean results of the specified comparison in the corresponding elements of the destination predicate. Inactive elements in the destination predicate register are set to zero. Does not set the condition flags.

| <cc></cc> | Comparison            |
|-----------|-----------------------|
| EQ        | equal                 |
| GE        | greater than or equal |
| GT        | greater than          |
| LE        | less than or equal    |
| LT        | less than             |
| NE        | not equal             |
| UO        | unordered             |

It has encodings from 6 classes: <u>Equal</u>, <u>Greater than</u>, <u>Greater than or equal</u>, <u>Less than</u>, <u>Less than or equal</u> and <u>Not equal</u>

## **Equal**

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 0 0 1 0 1 size 0 1 0 0 1 0 0 1 Pg Zn 0 Pd

eq lt ne
```

```
FCMEQ \langle Pd \rangle . \langle T \rangle, \langle Pg \rangle / Z, \langle Zn \rangle . \langle T \rangle, #0.0
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '00' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer d = UInt(Pd);
SVECmp op = Cmp_EQ;</pre>
```

### **Greater than**

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 0 0 1 0 1 size 0 1 0 0 0 0 0 0 1 Pg Zn 1 Pd

eq It ne
```

```
FCMGT \langle Pd \rangle . \langle T \rangle, \langle Pg \rangle / Z, \langle Zn \rangle . \langle T \rangle, #0.0
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '00' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);</pre>
```

```
integer d = <u>UInt</u>(Pd);
<u>SVECmp</u> op = <u>Cmp GT</u>;
```

## Greater than or equal

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 0 0 1 0 1 size 0 1 0 0 0 0 0 0 1 Pg Zn 0 Pd

eq lt ne
```

```
FCMGE \langle Pd \rangle . \langle T \rangle, \langle Pg \rangle / Z, \langle Zn \rangle . \langle T \rangle, \#0.0
```

```
if ! HaveSVE() && ! HaveSME() then UNDEFINED;
if size == '00' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer d = UInt(Pd);
SVECmp op = Cmp GE;</pre>
```

### Less than

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 0 0 1 0 1 size 0 1 0 0 0 1 0 1 Pg Zn 0 Pd

eq It ne
```

```
FCMLT \langle Pd \rangle . \langle T \rangle, \langle Pg \rangle / Z, \langle Zn \rangle . \langle T \rangle, \#0.0
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '00' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer d = UInt(Pd);
SVECmp op = Cmp_LT;</pre>
```

### Less than or equal

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 0 0 1 0 1 size 0 1 0 0 0 1 0 1 Pg Zn 1 Pd

eq It ne
```

```
FCMLE \langle Pd \rangle . \langle T \rangle, \langle Pq \rangle / Z, \langle Zn \rangle . \langle T \rangle, \#0.0
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '00' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer d = UInt(Pd);
SVECmp op = Cmp LE;</pre>
```

### Not equal

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 0 0 1 0 1 size 0 1 0 0 1 1 0 0 1 Pg Zn 0 Pd

eq It ne
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '00' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer d = UInt(Pd);
SVECmp op = Cmp_NE;</pre>
```

# **Assembler Symbols**

<Pd>

Is the name of the destination scalable predicate register, encoded in the "Pd" field.

<T>

Is the size specifier, encoded in "size":

| size | <t></t>  |
|------|----------|
| 0.0  | RESERVED |
| 01   | Н        |
| 10   | S        |
| 11   | D        |

<Pg>

Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<Zn>

Is the name of the source scalable vector register, encoded in the "Zn" field.

# **Operation**

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(PL) mask = P[g, PL];
bits (VL) operand = if \underline{\text{AnyActiveElement}} (mask, esize) then \underline{Z}[n, \text{ VL}] else
bits(PL) result;
constant integer psize = esize DIV 8;
for e = 0 to elements-1
    if ActivePredicateElement (mask, e, esize) then
         bits(esize) element = <u>Elem[operand, e, esize];</u>
         boolean res;
         case op of
              when Cmp EQ res = FPCompareEQ(element, 0<esize-1:0>, FPCR[]
              when Cmp GE res = FPCompareGE (element, 0<esize-1:0>, FPCR[]
              when Cmp GT res = FPCompareGT(element, 0<esize-1:0>, FPCR[]
              when Cmp NE res = FPCompareNE(element, 0<esize-1:0>, FPCR[]
              when <a href="mailto:Cmp LT">Cmp LT</a> res = <a href="mailto:FPCR[]</a> (0<esize-1:0>, element, FPCR[]
              when <a href="mailto:Cmp_LE">Cmp_LE</a> res = <a href="mailto:FPCR[]</a> (0<esize-1:0>, element, FPCR[]
         bit pbit = if res then '1' else '0';
         Elem[result, e, psize] = ZeroExtend(pbit, psize);
    else
         Elem[result, e, psize] = ZeroExtend('0', psize);
```

```
P[d, PL] = result;
```

# **Operational information**

If FEAT\_SME is implemented and the PE is in Streaming SVE mode, then any subsequent instruction which is dependent on the predicate register written by this instruction might be significantly delayed.

| <u>Base</u>         | SIMD&FP             | <u>SVE</u>          | <u>SME</u>          | Index by |
|---------------------|---------------------|---------------------|---------------------|----------|
| <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | Encoding |

Internal version only: is a v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu