Index by	Sh
Encoding	Pseud

<u>Base</u> Instructions SIMD&FP Instructions SVE Instructions SME Instructions

STLR

Store-Release Register stores a 32-bit word or a 64-bit doubleword to a memory location, from a register. The instruction also has memory ordering semantics as described in *Load-Acquire*, *Store-Release*. For information about memory accesses, see *Load/Store addressing modes*.

It has encodings from 2 classes: No offset and Pre-index

No offset

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 x 0 0 1 0 0 0 1 0 0 (1)(1)(1)(1)(1)(1)(1)(1)(1)(1)(1)

size

L

Rs

00

Rt
```

32-bit (size == 10)

```
STLR \langle Wt \rangle, [\langle Xn | SP \rangle \{, \#0\}]
```

64-bit (size == 11)

```
STLR <Xt>, [<Xn|SP>{,#0}]
integer n = UInt(Rn);
```

```
integer t = <u>UInt</u>(Rt);
boolean wback = FALSE;
integer offset = 0;
boolean rt_unknown = FALSE;

constant integer elsize = 8 << <u>UInt</u>(size);
constant integer datasize = elsize;
```

Pre-index (FEAT LRCPC3)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 x 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 0 1 0 Rn Rt

32-bit (size == 10)

```
STLR \langle Wt \rangle, [\langle Xn | SP \rangle, \#-4]!
```

boolean tagchecked = n != 31;

64-bit (size == 11)

```
STLR <Xt>, [<Xn | SP>, #-8]!
boolean wback = TRUE;
```

```
integer n = UInt(Rn);
integer t = UInt(Rt);
constant integer datasize = 8 << UInt(size);</pre>
integer offset = -1 * (1 << UInt(size));
boolean tagchecked = TRUE;
boolean rt_unknown = FALSE;
if n == t && n != 31 then
   Constraint c = ConstrainUnpredictable (Unpredictable_WBOVERLAPST);
   assert c IN {Constraint_NONE, Constraint_UNKNOWN, Constraint_UNDEF,
   case c of
       when Constraint NONE
                            rt_unknown = FALSE;
                                                   // value stored
       when Constraint_UNKNOWN rt_unknown = TRUE; // value stored i
       when Constraint UNDEF UNDEFINED;
```

Assembler Symbols

<Wt> Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Operation

```
bits(64) address;
bits(datasize) data;
constant integer dbytes = datasize DIV 8;
AccessDescriptor accdesc;
accdesc = CreateAccDescAcqRel (MemOp_STORE, tagchecked);
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
address = address + offset;
if rt unknown then
    data = bits(datasize) UNKNOWN;
else
    data = X[t, datasize];
Mem[address, dbytes, accdesc] = data;
if wback then
    if n == 31 then
        SP[] = address;
    else
        X[n, 64] = address;
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base SIMD&FP SVE SME Index by Instructions Instructions Instructions Encoding</u>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu