

## TRBDEVARCH, Trace Buffer Device Architecture Register

The TRBDEVARCH characteristics are:

### Purpose

Provides discovery information for the component.

### Configuration

This register is present only when FEAT\_TRBE\_EXT is implemented. Otherwise, direct accesses to TRBDEVARCH are res0.

TRBDEVARCH is in the Core power domain.

### Attributes

TRBDEVARCH is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ARCHITECT											PRESENT	REVISION	ARCHVER	ARCHPART																	

#### ARCHITECT, bits [31:21]

Architect. Defines the architect of the component. Bits [31:28] are the JEP106 continuation code (JEP106 bank ID, minus 1) and bits [27:21] are the JEP106 ID code.

ARCHITECT	Meaning
0b01000111011	JEP106 continuation code 0x4, ID code 0x3B. Arm Limited.

Access to this field is **RO**.

#### PRESENT, bit [20]

DEVARCH present. Defines that TRBDEVARCH register is present.

PRESENT	Meaning
0b0	Device Architecture information not present.

0b1	Device Architecture information present.
-----	---

This field reads as 1.

#### **REVISION, bits [19:16]**

Revision. Defines the architecture revision of the component.

<b>REVISION</b>	<b>Meaning</b>
0b0000	Revision 0.

All other values are reserved.

Access to this field is **RO**.

#### **ARCHVER, bits [15:12]**

Architecture Version. Defines the architecture version of the component.

<b>ARCHVER</b>	<b>Meaning</b>
0b0000	Trace Buffer Extension version 1.

All other values are reserved.

TRBDEVARCH.ARCHVER and TRBDEVARCH.ARCHPART are also defined as a single field, TRBDEVARCH.ARCHID, so that TRBDEVARCH.ARCHVER is TRBDEVARCH.ARCHID[15:12].

Access to this field is **RO**.

#### **ARCHPART, bits [11:0]**

Architecture Part. Defines the architecture of the component.

<b>ARCHPART</b>	<b>Meaning</b>
0xA18	Armv9-A Trace Buffer Extension.

TRBDEVARCH.ARCHVER and TRBDEVARCH.ARCHPART are also defined as a single field, TRBDEVARCH.ARCHID, so that TRBDEVARCH.ARCHPART is TRBDEVARCH.ARCHID[11:0].

Access to this field is **RO**.

# Accessing TRBDEVARCH

TRBDEVARCH can be accessed through the external debug interface:

Component	Offset	Instance
TRBE	0xFBC	TRBDEVARCH

This interface is accessible as follows:

- When DoubleLockStatus() or !IsCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.