

## ID\_AA64MMFR2\_EL1, AArch64 Memory Model Feature Register 2

The ID\_AA64MMFR2\_EL1 characteristics are:

### Purpose

Provides information about the implemented memory model and memory management support in AArch64 state.

For general information about the interpretation of the ID registers, see 'Principles of the ID scheme for fields in ID registers'.

### Configuration

#### Note

Prior to the introduction of the features described by this register, this register was unnamed and reserved, res0 from EL1, EL2, and EL3.

### Attributes

ID\_AA64MMFR2\_EL1 is a 64-bit register.

### Field descriptions

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
<a href="#">EOPD</a>	<a href="#">EVT</a>	<a href="#">BBM</a>	<a href="#">TTL</a>	<a href="#">RES0</a>	<a href="#">FWB</a>	<a href="#">IDS</a>	<a href="#">AT</a>																								
<a href="#">ST</a>	<a href="#">NV</a>	<a href="#">CCIDX</a>	<a href="#">VARange</a>	<a href="#">IESB</a>	<a href="#">LSM</a>	<a href="#">UAO</a>	<a href="#">CnP</a>																								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### EOPD, bits [63:60]

Indicates support for the EOPD mechanism. Defined values are:

EOPD	Meaning
0b0000	EOPDx mechanism is not implemented.
0b0001	EOPDx mechanism is implemented.

All other values are reserved.

FEAT\_EOPD implements the functionality identified by the value 0b0001.

In Armv8.4, the permitted values are 0b0000 and 0b0001.

From Armv8.5, the only permitted value is 0b0001.

If FEAT\_EOPD is implemented, FEAT\_CSV3 must be implemented.

### **EVT, bits [59:56]**

Enhanced Virtualization Traps. If EL2 is implemented, indicates support for the [HCR\\_EL2](#).{TTLBOS, TTLBIS, TOCU, TICAB, TID4} traps. Defined values are:

<b>EVT</b>	<b>Meaning</b>
0b0000	<a href="#">HCR_EL2</a> .{TTLBOS, TTLBIS, TOCU, TICAB, TID4} traps are not supported.
0b0001	<a href="#">HCR_EL2</a> .{TOCU, TICAB, TID4} traps are supported. <a href="#">HCR_EL2</a> .{TTLBOS, TTLBIS} traps are not supported.
0b0010	<a href="#">HCR_EL2</a> .{TTLBOS, TTLBIS, TOCU, TICAB, TID4} traps are supported.

All other values are reserved.

FEAT\_EVT implements the functionality identified by the values 0b0001 and 0b0010.

If EL2 is not implemented, the only permitted value is 0b0000.

In Armv8.2, the permitted values are 0b0000, 0b0001, and 0b0010.

From Armv8.5, the permitted values are:

- 0b0000 when EL2 is not implemented.
- 0b0010 when EL2 is implemented.

### **BBM, bits [55:52]**

Allows identification of the requirements of the hardware to have break-before-make sequences when changing block size for a translation.

<b>BBM</b>	<b>Meaning</b>
0b0000	Level 0 support for changing block size is supported.

0b0001	Level 1 support for changing block size is supported.
0b0010	Level 2 support for changing block size is supported.

All other values are reserved.

FEAT\_BBM implements the functionality identified by the values 0b0000, 0b0001, and 0b0010.

From Armv8.4, the permitted values are 0b0000, 0b0001, and 0b0010.

## TTL, bits [51:48]

Indicates support for TTL field in address operations. Defined values are:

TTL	Meaning
0b0000	TLB maintenance instructions by address have bits[47:44] as res0.
0b0001	TLB maintenance instructions by address have bits[47:44] holding the TTL field.

All other values are reserved.

FEAT\_TTL implements the functionality identified by the value 0b0001.

This field affects [TLBI IPAS2E1](#), [TLBI IPAS2E1IS](#), [TLBI IPAS2E1OS](#), [TLBI IPAS2LE1](#), [TLBI IPAS2LE1IS](#), [TLBI IPAS2LE1OS](#), [TLBI VAAE1](#), [TLBI VAAE1IS](#), [TLBI VAAE1OS](#), [TLBI VAALE1](#), [TLBI VAALE1IS](#), [TLBI VAALE1OS](#), [TLBI VAE1](#), [TLBI VAE1IS](#), [TLBI VAE1OS](#), [TLBI VAE2](#), [TLBI VAE2IS](#), [TLBI VAE2OS](#), [TLBI VAE3](#), [TLBI VAE3IS](#), [TLBI VAE3OS](#), [TLBI VALE1](#), [TLBI VALE1IS](#), [TLBI VALE1OS](#), [TLBI VALE2](#), [TLBI VALE2IS](#), [TLBI VALE2OS](#), [TLBI VALE3](#), [TLBI VALE3IS](#), [TLBI VALE3OS](#).

From Armv8.4, the only permitted value is 0b0001.

## Bits [47:44]

Reserved, res0.

## FWB, bits [43:40]

Indicates support for [HCR\\_EL2.FWB](#). Defined values are:

FWB	Meaning
-----	---------

0b0000	<a href="#">HCR_EL2</a> .FWB bit is not supported.
0b0001	<a href="#">HCR_EL2</a> .FWB is supported.

All other values reserved.

FEAT\_S2FWB implements the functionality identified by the value 0b0001.

From Armv8.4, the only permitted value is 0b0001.

## IDS, bits [39:36]

Indicates the value of ESR\_ELx.EC that reports an exception generated by a read access to the feature ID space. Defined values are:

IDS	Meaning
0b0000	An exception which is generated by a read access to the feature ID space, other than a trap caused by <a href="#">HCR_EL2</a> .TIDx, <a href="#">SCTLR_EL1</a> .UCT, or <a href="#">SCTLR_EL2</a> .UCT, is reported by ESR_ELx.EC == 0x0.
0b0001	All exceptions generated by an AArch64 read access to the feature ID space are reported by ESR_ELx.EC == 0x18.

All other values are reserved.

The Feature ID space is defined as the System register space in AArch64 with op0==3, op1=={0, 1, 3}, CRn==0, CRm=={0-7}, op2=={0-7}.

FEAT\_IDST implements the functionality identified by the value 0b0001.

From Armv8.4, the only permitted value is 0b0001.

## AT, bits [35:32]

Identifies support for unaligned single-copy atomicity and atomic functions. Defined values are:

AT	Meaning
0b0000	Unaligned single-copy atomicity and atomic functions are not supported.

0b0001	Unaligned single-copy atomicity and atomic functions with a 16-byte address range aligned to 16-bytes are supported.
--------	--

All other values are reserved.

FEAT\_LSE2 implements the functionality identified by the value 0b0001.

In Armv8.2, the permitted values are 0b0000 and 0b0001.

From Armv8.4, the only permitted value is 0b0001.

## ST, bits [31:28]

Identifies support for small translation tables. Defined values are:

ST	Meaning
0b0000	The maximum value of the TCR_ELx.{T0SZ,T1SZ} and VTCR_EL2.T0SZ fields is 39.
0b0001	The maximum value of the TCR_ELx.{T0SZ,T1SZ} and VTCR_EL2.T0SZ fields is 48 for 4KB and 16KB granules, and 47 for 64KB granules.

All other values are reserved.

FEAT\_TTST implements the functionality identified by the value 0b0001.

If FEAT\_SEL2 is implemented, the only permitted value is 0b0001.

In an implementation which does not support FEAT\_SEL2, the permitted values are 0b0000 and 0b0001.

## NV, bits [27:24]

Nested Virtualization. If EL2 is implemented, indicates support for the use of nested virtualization. Defined values are:

NV	Meaning
0b0000	Nested virtualization is not supported.
0b0001	The <a href="#">HCR_EL2</a> .{AT, NV1, NV} bits are implemented.
0b0010	The <a href="#">VNCR_EL2</a> register and the <a href="#">HCR_EL2</a> .{NV2, AT, NV1, NV} bits are implemented.

All other values are reserved.

If EL2 is not implemented, the only permitted value is 0b0000.

FEAT\_NV implements the functionality identified by the value 0b0001.

FEAT\_NV2 implements the functionality identified by the value 0b0010.

In Armv8.3, if EL2 is implemented, the permitted values are 0b0000 and 0b0001.

From Armv8.4, if EL2 is implemented, the permitted values are 0b0000, 0b0001, and 0b0010.

### **CCIDX, bits [23:20]**

Support for the use of revised [CCSIDR\\_EL1](#) register format. Defined values are:

<b>CCIDX</b>	<b>Meaning</b>
0b0000	32-bit format implemented for all levels of the CCSIDR_EL1.
0b0001	64-bit format implemented for all levels of the CCSIDR_EL1.

All other values are reserved.

FEAT\_CCIDX implements the functionality identified by the value 0b0001.

From Armv8.3, the permitted values are 0b0000 and 0b0001.

### **VARange, bits [19:16]**

Indicates support for a larger virtual address. Defined values are:

<b>VARange</b>	<b>Meaning</b>	<b>Applies when</b>
0b0000	VMSAv8-64 supports 48-bit VAs.	

0b0001	VMSAv8-64 supports 52-bit VAs when using the 64KB translation granule. The size for other translation granules is not defined by this field.	
0b0010	VMSAv9-128 supports 56-bit VAs.	When FEAT_D128 is implemented

All other values are reserved.

FEAT\_LVA implements the functionality identified by the value 0b0001.

From Armv8.2, the permitted values are 0b0000 and 0b0001.

### IESB, bits [15:12]

Indicates support for the IESB bit in the SCTL<sub>R</sub>\_EL<sub>x</sub> registers. Defined values are:

IESB	Meaning
0b0000	IESB bit in the SCTL <sub>R</sub> _EL <sub>x</sub> registers is not supported.
0b0001	IESB bit in the SCTL <sub>R</sub> _EL <sub>x</sub> registers is supported.

All other values are reserved.

FEAT\_IESB implements the functionality identified by the value 0b0001.

### LSM, bits [11:8]

Indicates support for LSMAOE and nTLSMD bits in [SCTL<sub>R</sub>\\_EL1](#) and [SCTL<sub>R</sub>\\_EL2](#). Defined values are:

LSM	Meaning
0b0000	LSMAOE and nTLSMD bits not supported.
0b0001	LSMAOE and nTLSMD bits supported.

All other values are reserved.

FEAT\_LSMAOC implements the functionality identified by the value 0b0001.

### UAO, bits [7:4]

User Access Override. Defined values are:

UAO	Meaning
0b0000	UAO not supported.
0b0001	UAO supported.

All other values are reserved.

FEAT\_UAO implements the functionality identified by the value 0b0001.

From Armv8.2, the only permitted value is 0b0001.

### CnP, bits [3:0]

Indicates support for Common not Private translations. Defined values are:

CnP	Meaning
0b0000	Common not Private translations not supported.
0b0001	Common not Private translations supported.

All other values are reserved.

FEAT\_TTCNP implements the functionality identified by the value 0b0001.

From Armv8.2, the only permitted value is 0b0001.

## Accessing ID\_AA64MMFR2\_EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, ID\_AA64MMFR2\_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0111	0b010



```

if PSTATE.EL == EL0 then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        else
            UNDEFINED;
    elseif PSTATE.EL == EL1 then
        if EL2Enabled() &&
            (IsFeatureImplemented(FEAT_FGT) || !
             IsZero(ID_AA64MMFR2_EL1) || boolean
             IMPLEMENTATION_DEFINED "ID_AA64MMFR2_EL1 trapped by
             HCR_EL2.TID3") && HCR_EL2.TID3 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            X[t, 64] = ID_AA64MMFR2_EL1;
    elseif PSTATE.EL == EL2 then
        X[t, 64] = ID_AA64MMFR2_EL1;
    elseif PSTATE.EL == EL3 then
        X[t, 64] = ID_AA64MMFR2_EL1;

```

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.