Index by	Sh
Encoding	Pseud

SIMD&FP Base Instructions **Instructions** 

**SVE Instructions** 

**SME Instructions** 

# LDRSB (register)

Load Register Signed Byte (register) calculates an address from a base register value and an offset register value, loads a byte from memory, signextends it, and writes it to a register. For information about memory accesses, see Load/Store addressing modes.

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 0 1 1 1 0 0 0 1 x 1
                                        option S 1 0
                               Rm
                                                           Rn
size
                    opc
```

#### 32-bit with extended register offset (opc == 11 && option != 011)

```
LDRSB <Wt>, [<Xn | SP>, (<Wm> | <Xm>), <extend> {<amount>}]
```

# 32-bit with shifted register offset (opc == 11 && option == 011)

```
LDRSB <Wt>, [<Xn | SP>, <Xm>{, LSL <amount>}]
```

#### 64-bit with extended register offset (opc == 10 && option != 011)

```
LDRSB <Xt>, [<Xn | SP>, (<Wm> | <Xm>), <extend> {<amount>}]
```

# 64-bit with shifted register offset (opc == 10 && option == 011)

```
LDRSB <Xt>, [<Xn | SP>, <Xm>{, LSL <amount>}]
if option<1> == '0' then UNDEFINED; // sub-word index
ExtendType extend_type = DecodeRegExtend(option);
```

# **Assembler Symbols**

<wt></wt>	Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
∠V+\	I-th-CAbit

<Xt> Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Wm> When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field.

<Xm> When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field. <extend>

Is the index extend specifier, encoded in "option":

option	<extend></extend>
010	UXTW
110	SXTW
111	SXTX

<amount>

Is the index shift amount, it must be #0, encoded in "S" as 0 if omitted, or as 1 if present.

#### **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer m = UInt(Rm);
MemOp memop;
boolean signed;
integer regsize;
if opc<1> == '0' then
    // store or zero-extending load
    memop = if opc<0> == '1' then Memop LOAD else Memop STORE;
    regsize = 32;
    signed = FALSE;
else
    // sign-extending load
    memop = \underline{MemOp LOAD};
    regsize = if opc<0> == '1' then 32 else 64;
    signed = TRUE;
boolean tagchecked = memop != MemOp PREFETCH;
```

#### **Operation**

```
bits(64) offset = ExtendReg(m, extend_type, 0, 64);
bits(64) address;
bits(8) data;

boolean privileged = PSTATE.EL != ELO;
AccessDescriptor accdesc = CreateAccDescGPR(memop, FALSE, privileged, t

if n == 31 then
    if memop != MemOp PREFETCH then CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];

address = address + offset;

case memop of
    when MemOp STORE
    data = X[t, 8];
```

Mem[address, 1, accdesc] = data;

```
when MemOp_LOAD
   data = Mem[address, 1, accdesc];
   if signed then
        X[t, regsize] = SignExtend(data, regsize);
   else
        X[t, regsize] = ZeroExtend(data, regsize);

when MemOp_PREFETCH
        Prefetch(address, t<4:0>);
```

### **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu