# GICR\_VSGIR, Redistributor virtual SGI pending state request register

The GICR VSGIR characteristics are:

## **Purpose**

Requests the pending state of virtual SGIs for a specified vPE.

## **Configuration**

This register is present only when FEAT\_GICv4p1 is implemented. Otherwise, direct accesses to GICR VSGIR are res0.

A copy of this register is provided for each Redistributor.

#### **Attributes**

GICR VSGIR is a 32-bit register.

## **Field descriptions**

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					
RES0	vPEID					

#### Bits [31:16]

Reserved, res0.

#### **vPEID**, bits [15:0]

ID of target vPE

Writing this field is constrained unpredictable when <a href="GICR\_VSGIPENDR">GICR\_VSGIPENDR</a>. Busy == 1, with either the write ignored or a new query started.

Writing a value greater than the configured vPEID width behaviur is constrained unpredictable, with either:

- vPEID is treated as having an unknown valid value.
- The write is ignored.

The size of this field is implementation defined, and is specified by the <u>GICD\_TYPER2</u>.VIL and <u>GICD\_TYPER2</u>.VID fields. Unimplemented bits are res0.

## **Accessing GICR\_VSGIR**

### GICR\_VSGIR can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance	
GIC Redistributor	VLPI_base	0x0080	GICR_VSGIR	

Accesses on this interface are **WO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.