FADDV

Base

Instructions

Floating-point add recursive reduction to scalar

Floating-point add horizontally over all lanes of a vector using a recursive pairwise reduction, and place the result in the SIMD&FP scalar destination register. Inactive elements in the source vector are treated as +0.0.

31	30	29	28	27	26	25	24	23 22	21	20	19	18	17	16	15	14	13	12 1	1 10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0	1	0	1	size	0	0	0	0	0	0	0	0	1	P	g			Zn					Vd		

```
FADDV \langle V \rangle \langle d \rangle, \langle Pq \rangle, \langle Zn \rangle . \langle T \rangle
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '00' then UNDEFINED;
constant integer esize = 8 << UInt(size);</pre>
integer q = UInt(Pq);
integer n = UInt(Zn);
integer d = UInt(Vd);
```

Assembler Symbols

<V>

Is a width specifier, encoded in "size":

size	<v></v>
0.0	RESERVED
01	Н
10	S
11	D

<d>

Is the number [0-31] of the destination SIMD&FP register, encoded in the "Vd" field.

<Pg>

Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<Zn>

Is the name of the source scalable vector register, encoded in the "Zn" field.

<T>

Is the size specifier, encoded in "size":

size	<t></t>
0.0	RESERVED
01	Н
10	S
11	D

Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
bits(PL) mask = P[g, PL];
bits (VL) operand = if \underline{\text{AnyActiveElement}} (mask, esize) then \underline{\text{Z}}[n, \text{ VL}] else
bits(esize) identity = FPZero('0', esize);
V[d, esize] = ReducePredicated(ReduceOp_FADD, operand, mask, identity);
```

SIMD&FP **SVE SME** Index by Base <u>Instructions</u> <u>Instructions</u> <u>Instructions</u> <u>Instructions</u> **Encoding Pseu**

Sh

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.