Base Instructions	SIMD&FP Instructions	<u>SVE</u> <u>Instructions</u>	SME Instructions	Index by Encoding
BFMAX				
BFloat16 floa	ating-point maxir	num (predicated	l)	
Determine the m vector and corres destructively place source vector. When FPCR.AH is	sponding BFloat ce the results in	16 elements of t the correspondi	he first source ve	ector and
When FPO NaN.	CR.DN is 1, if eit	ther element is a	e zero. NaN, the result NaN, the result	_
When FPCR.AH i	s 1, the behavior	r is as follows:		
result is t • If either e	the second eleme	ent. I, regardless of t	the sign of either he value of FPCF	
Inactive elements This instruction f ID_AA64ZFR0_E1 implemented.	follows SVE2.1 n	on-widening BF	loat16 numerical	
SVE2 (FEAT_SVE_B16B16)				
3130292827262524 0 1 1 0 0 1 0 1		201918171615141 0 0 1 1 0 1 0 0	3121110 9 8 7 6 5 ²) Pg Zm	1 3 2 1 0 Zdn
BFMAX <2	Zdn>.H, <pg>/M,</pg>	, <zdn>.H, <zm< td=""><td>> . H</td><td></td></zm<></zdn>	> . H	
integer g =	= <u>UInt</u> (Zdn);	<u>SME2</u> ()) !Isl	FeatureImplemen	nted (FEAT_SVE_I

Assembler Symbols

<zdn></zdn>	Is the name of the first source and destination scalable vector register, encoded in the "Zdn" field.
<pg></pg>	Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<Zm>

Is the name of the second source scalable vector register, encoded in the "Zm" field.

Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV 16;
bits(PL) mask = P[g, PL];
bits(VL) operand1 = Z[dn, VL];
bits(VL) operand2 = if AnyActiveElement(mask, 16) then Z[m, VL] else Zebits(VL) result;

for e = 0 to elements-1
   bits(16) element1 = Elem[operand1, e, 16];
   if ActivePredicateElement(mask, e, 16) then
        bits(16) element2 = Elem[operand2, e, 16];
        Elem[result, e, 16] = BFMax(element1, element2, FPCR[]);
else
        Elem[result, e, 16] = element1;
Z[dn, VL] = result;
```

Operational information

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is unpredictable:

- The MOVPRFX instruction must be unpredicated, or be predicated using the same governing predicate register and source element size as this instruction.
- The MOVPRFX instruction must specify the same destination register as this instruction.
- The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

Internal version only: is a v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu