Index by	Sh
Encoding	Pseud

Base Instructions SIMD&FP Instructions SVE Instructions SME Instructions

## **MOV** (scalar)

Move vector element to scalar. This instruction duplicates the specified vector element in the SIMD&FP source register into a scalar, and writes the result to the SIMD&FP destination register.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This is an alias of DUP (element). This means:

- The encodings in this description are named to match the encodings of <u>DUP</u> (element).
- The description of <u>DUP (element)</u> gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

is equivalent to

and is always the preferred disassembly.

## **Assembler Symbols**

<V>

Is the destination width specifier, encoded in "imm5":

imm5	<v></v>
x0000	RESERVED
xxxx1	В
xxx10	Н
xx100	S
x1000	D

<d>

Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vn>

Is the name of the SIMD&FP source register, encoded in the "Rn" field.

Is the element width specifier, encoded in "imm5":

imm5	<t></t>
x0000	RESERVED
xxxx1	В
xxx10	Н
xx100	S
x1000	D

<index>

Is the element index encoded in "imm5":

imm5	<index></index>		
x0000	RESERVED		
xxxx1	imm5<4:1>		
xxx10	imm5<4:2>		
xx100	imm5<4:3>		
x1000	imm5<4>		

## **Operation**

The description of <u>DUP (element)</u> gives the operational pseudocode for this instruction.

## **Operational information**

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	<u>Index by</u>
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

<u>Sh</u> Pseu