Index by	Sh
Encoding	Pseud

SIMD&FP **SME** Base **SVE** Instructions **Instructions** Instructions **Instructions**

LD1D (scalar plus immediate, strided registers)

Contiguous load of doublewords to multiple strided vectors (immediate index)

Contiguous load of unsigned doublewords to elements of two or four strided vector registers from the memory address generated by a 64-bit scalar base and immediate index which is multiplied by the vector's in-memory size, irrespective of predication, and added to the base address.

Inactive elements will not cause a read from Device memory or signal a fault, and are set to zero in the destination vector.

It has encodings from 2 classes: Two registers and Four registers

Two registers (FEAT_SME2)

```
3130292827262524232221201918171615
                                14
                                       13
                                           1211109876543210
1 0 1 0 0 0 0 1 0 1 0 0 imm4 0
                                           PNg
                                                        T 0 Zt
                                 1
                                       1
                                                   Rn
                              msz<1>msz<0>
```

```
LD1D { <Zt1>.D, <Zt2>.D }, <PNg>/Z, [<Xn | SP>{, #<imm>, MUL VL}]
```

```
if !HaveSME2() then UNDEFINED;
integer n = UInt(Rn);
integer g = <u>UInt('1':PNg);</u>
constant integer nreg = 2;
integer tstride = 8;
integer t = <u>UInt</u>(T:'0':Zt);
constant integer esize = 64;
integer offset = SInt(imm4);
```

Four registers (FEAT_SME2)

```
3130292827262524232221201918171615
                                   14
                                          13
                                              1211109876543210
1 0 1 0 0 0 0 1 0 1 0 0 imm4
                                               PNg
                                                            T 0 0 Zt
                                                       Rn
                                   1
                                          1
                                msz<1>msz<0>
                                                             Ν
```

```
LD1D { <Zt1>.D, <Zt2>.D, <Zt3>.D, <Zt4>.D }, <PNg>/Z, [<Xn | SP>{, #<
```

```
if ! <a href="HaveSME2">HaveSME2</a> () then UNDEFINED;
integer n = UInt(Rn);
integer g = <u>UInt('1':PNg);</u>
constant integer nreg = 4;
integer tstride = 4;
integer t = <u>UInt(T:'00':Zt);</u>
constant integer esize = 64;
integer offset = SInt(imm4);
```

Assembler Symbols					
<zt1></zt1>	For the two registers variant: is the name of the first scalable vector register Z0-Z7 or Z16-Z23 to be transferred, encoded as "T:'0':Zt".				
	For the four registers variant: is the name of the first scalable vector register Z0-Z3 or Z16-Z19 to be transferred, encoded as "T:'00':Zt".				
<zt2></zt2>	For the two registers variant: is the name of the second scalable vector register Z8-Z15 or Z24-Z31 to be transferred, encoded as "T:'1':Zt".				
	For the four registers variant: is the name of the second scalable vector register Z4-Z7 or Z20-Z23 to be transferred, encoded as "T:'01':Zt".				
<zt3></zt3>	Is the name of the third scalable vector register Z8-Z11 or Z24-Z27 to be transferred, encoded as "T:'10':Zt".				
<zt4></zt4>	Is the name of the fourth scalable vector register Z12-Z15 or Z28-Z31 to be transferred, encoded as "T:'11':Zt".				
<png></png>	Is the name of the governing scalable predicate register PN8-PN15, with predicate-as-counter encoding, encoded in the "PNg" field.				
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.				
<imm></imm>	For the two registers variant: is the optional signed immediate vector offset, a multiple of 2 in the range -16 to 14, defaulting to 0, encoded in the "imm4" field.				

Operation

```
CheckStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
constant integer mbytes = esize DIV 8;
bits(64) base;
bits(PL) pred = P[g, PL];
bits(PL * nreg) mask = CounterToPredicate(pred<15:0>, PL * nreg);
array [0..3] of bits(VL) values;
boolean contiguous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = n != 31;
AccessDescriptor accdesc = CreateAccDescSVE(MemOp LOAD, nontemporal, considered if !AnyActiveElement(mask, esize) then
    if n == 31 && ConstrainUnpredictableBool(Unpredictable CHECKSPNONEA)
```

For the four registers variant: is the optional signed

28, defaulting to 0, encoded in the "imm4" field.

immediate vector offset, a multiple of 4 in the range -32 to

```
CheckSPAlignment();
else
   if n == 31 then CheckSPAlignment();
   base = if n == 31 then SP[] else X[n, 64];

for r = 0 to nreg-1
   for e = 0 to elements-1
        if ActivePredicateElement(mask, r * elements + e, esize) then
            bits(64) addr = base + (offset * nreg * elements + r * elemen
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

<u>Sh</u> Pseu