LD1D (scalar plus scalar, single register)

Contiguous load unsigned doublewords to vector (scalar index)

Contiguous load of unsigned doublewords to elements of a vector register from the memory address generated by a 64-bit scalar base and scalar index which is multiplied by 8 and added to the base address. After each element access the index value is incremented, but the index register is not updated. Inactive elements will not cause a read from Device memory or signal a fault, and are set to zero in the destination vector.

It has encodings from 2 classes: **SVE** and **SVE2**

SVE

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 0 0 1 0 1 1 1 1 Rm 0 1 0 Pg Rn Zt dtype<0>
```

```
LD1D { <Zt>.D }, <Pg>/Z, [<Xn | SP>, <Xm>, LSL #3]
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if Rm == '11111' then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 64;
boolean unsigned = TRUE;
```

SVE2 (FEAT SVE2p1)

```
LD1D { <Zt>.Q }, <Pg>/Z, [<Xn | SP>, <Xm>, LSL #3]
```

```
if !HaveSVE2p1() then UNDEFINED;
if Rm == '11111' then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer g = UInt(Pg);
constant integer esize = 128;
constant integer msize = 64;
boolean unsigned = TRUE;
```

encoded in the "Rm" field.

Operation

```
if esize < 128 then <a href="CheckSVEEnabled">CheckNonStreamingSVEEnabled</a>(); else <a href="CheckNonStreamingSVEEnabled">CheckNonStreamingSVEEnabled</a>
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(64) base;
bits(PL) mask = P[g, PL];
bits(VL) result;
bits (msize) data;
bits(64) offset;
constant integer mbytes = msize DIV 8;
boolean contiguous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = TRUE;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescSVE</u>(<u>MemOp_LOAD</u>, nontemporal, co
if !AnyActiveElement (mask, esize) then
     if n == 31 && ConstrainUnpredictableBool(Unpredictable_CHECKSPNONEA
          CheckSPAlignment();
else
     if n == 31 then <a href="CheckSPAlignment">CheckSPAlignment</a>();
     base = if n == 31 then SP[] else X[n, 64];
     offset = X[m, 64];
for e = 0 to elements-1
     if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
          bits(64) addr = base + (UInt(offset) + e) * mbytes;
          data = Mem[addr, mbytes, accdesc];
          Elem[result, e, esize] = Extend(data, esize, unsigned);
          \underline{\text{Elem}}[\text{result, e, esize}] = \underline{\text{Zeros}}(\text{esize});
\mathbf{Z}[\mathsf{t}, \mathsf{VL}] = \mathsf{result};
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

<u>Base</u>	SIMD&FP	SVE	SME	Index by
<u>Instructions</u>	Instructions	Instructions	Instructions	Encoding

Sh Pseu Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56 Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.