AArch64
Instructions

Index by Encoding External Registers

ID_AA64MMFR4_EL1, AArch64 Memory Model Feature Register 4

The ID AA64MMFR4 EL1 characteristics are:

Purpose

Provides additional information about implemented memory model and memory management support in AArch64.

Configuration

There are no configuration notes.

Attributes

ID AA64MMFR4 EL1 is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RES0		
RES0	EIESB	RES0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4	3 2 1 0

Bits [63:8]

Reserved, res0.

EIESB, bits [7:4] When FEAT IESB is implemented:

Early Implicit Error Synchronization event. Indicates whether the implicit Error synchronization event inserted on taking an exception is inserted before or after the exception is taken. Defined values are:

EIESB	Meaning
0b1111	Implicit Error synchronization
	event is always inserted after
	an exception is taken.
0b0000	Behavior is not described.

When SError exceptions are 0b0001 routed to EL3, and either FEAT DoubleFault is not implemented or the Effective value of SCR EL3.NMEA is 1, an implicit Error synchronization event is inserted before an exception taken to EL3. When SError exceptions are 0b0010 routed to ELx, and either FEAT DoubleFault2 is not implemented or the Effective value of the applicable one of SCR EL3.NMEA or SCTLR2 ELx.NMEA is 1, an implicit Error synchronization event is inserted before an exception taken to ELx.

All other values are reserved.

Implicit Error synchronization events are inserted on taking an exception to ELx when SCTLR ELx.EISB is 1.

Inserting the event before the exception is taken means that if the Error synchronization event causes an SError exception to become pending, and SError exceptions are not masked and not disabled, then the SError exception is taken in place of the original exception.

Otherwise:

Reserved, res0.

Bits [3:0]

Reserved, res0.

Accessing ID_AA64MMFR4_EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, ID AA64MMFR4 EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0111	0b100

```
if PSTATE.EL == ELO then
    if IsFeatureImplemented(FEAT_IDST) then
   if EL2Enabled() && HCR_EL2.TGE == '1' then
             AArch64.SystemAccessTrap(EL2, 0x18);
         else
             AArch64.SystemAccessTrap(EL1, 0x18);
    else
         UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
         X[t, 64] = ID AA64MMFR4 EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ID\_AA64MMFR4\_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID\_AA64MMFR4\_EL1;
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions

Index by Encoding External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.