# GICM\_IIDR, Distributor Implementer Identification Register

The GICM IIDR characteristics are:

# **Purpose**

Provides information about the implementer and revision of the Distributor.

# **Configuration**

This register is available in all configurations of the GIC. If the GIC implementation supports two Security states, this register is Common.

## **Attributes**

GICM IIDR is a 32-bit register.

# Field descriptions

31 30 29 28 27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	11 10 9	8	7 6	5	4	3	2	1	0
ProductID	RES0	Variant	Revision	Implementer								

#### ProductID, bits [31:24]

Product Identifier.

This field has an implementation defined value.

Access to this field is **RO**.

#### Bits [23:20]

Reserved, res0.

## Variant, bits [19:16]

Variant number. Typically, this field is used to distinguish product variants, or major revisions of a product.

This field has an implementation defined value.

Access to this field is **RO**.

### Revision, bits [15:12]

Revision number. Typically, this field is used to distinguish minor revisions of a product.

This field has an implementation defined value.

Access to this field is **RO**.

## Implementer, bits [11:0]

Contains the JEP106 code of the company that implemented the Distributor:

- Bits [11:8] are the JEP106 continuation code of the implementer. For an Arm implementation, this field is 0x4.
- Bit [7] is always 0.
- Bits [6:0] are the JEP106 identity code of the implementer. For an Arm implementation, bits [7:0] are therefore 0x3B.

# **Accessing GICM\_IIDR**

## GICM\_IIDR can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance			
GIC Distributor	MSI_base	0x0FCC	GICM_IIDR			

Accesses on this interface are **RO**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.