External

Registers

TRBMPAM_EL1, Trace Buffer MPAM Configuration Register

The TRBMPAM EL1 characteristics are:

Purpose

Defines the PARTID, PMG, and MPAM_SP values used by the trace buffer unit in external mode.

Configuration

External register TRBMPAM_EL1 bits [63:0] are architecturally mapped to AArch64 System register TRBMPAM_EL1[63:0].

This register is present only when FEAT_TRBE_EXT is implemented and FEAT_TRBE_MPAM is implemented. Otherwise, direct accesses to TRBMPAM EL1 are res0.

TRBMPAM EL1 is in the Core power domain.

Attributes

TRBMPAM EL1 is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RES0												
RES0	ENMPAM_SP	PMG	PARTID									
31 30 29 28 27	26 25 24 23 22 21	20 19 18 17 16	15 14 13 12 11 10	9 8	7	6	5	4	3	2	1	0

Bits [63:27]

Reserved, res0.

EN, bit [26]

Enable. Enables use of non-default MPAM values.

EN	Meaning
0b0	Use default MPAM values.
0b1	Use TRBMPAM_EL1.{PARTID, PMG, MPAM_SP}.

This field is ignored by the PE when SelfHostedTraceEnabled() == TRUF.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

MPAM SP, bits [25:24]

Partition Identifier space. Selects the PARTID space.

MDAM CD	Mooning	Applies			
MPAM_SP	Meaning	when			
0b00	PARTID is	When Secure			
	in the	state is			
	Secure	implemented			
	PARTID				
	space.				
0b01	PARTID is				
	in the				
	Non-				
	secure				
	PARTID				
	space.				
0b10	PARTID is	When			
	in the	FEAT RME is			
	Root	implemented			
	PARTID				
	space.				
0b11	PARTID is	When			
	in the	FEAT RME is			
	Realm	implemented			
	PARTID	-			
	space.				

All other values are reserved.

If the Trace Buffer Unit is using external mode and either TRBMPAM_EL1.MPAM_SP is set to reserved value, or the implementation defined authentication interface prohibits invasive debug of the Security state corresponding to the Partition Identifier space selected by TRBMPAM_EL1.MPAM_SP, then when the Trace Buffer Unit receives trace data from the trace unit, it does not write the trace data to memory and generates a trace buffer management event. That is, if any of the following apply:

- ExternalInvasiveDebugEnabled() == FALSE.
- Secure state is implemented, ExternalSecureInvasiveDebugEnabled() == FALSE and TRBMPAM EL1.MPAM SP is 0b00.

- FEAT_RME is implemented, ExternalRootInvasiveDebugEnabled() == FALSE, and TRBMPAM EL1.MPAM SP is 0b10.
- FEAT_RME is implemented, ExternalRealmInvasiveDebugEnabled() == FALSE, and TRBMPAM EL1.MPAM SP is 0b11.

This field is ignored by the PE when SelfHostedTraceEnabled() == TRUE.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

PMG, bits [23:16]

Performance Monitoring Group. Selects the PMG.

Only sufficient low-order bits are required to represent the <u>TRBDEVID1</u>.PMG MAX. Higher-order bits are res0.

This field is ignored by the PE when SelfHostedTraceEnabled() == TRUE.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

PARTID, bits [15:0]

Partition Identifier. Selects the PARTID.

Only sufficient low-order bits are required to represent the <u>TRBDEVID1</u>.PARTID MAX. Higher-order bits are res0.

This field is ignored by the PE when SelfHostedTraceEnabled() == TRUE.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Accessing TRBMPAM_EL1

The PE might ignore a write to TRBMPAM_EL1 if any of the following apply:

• <u>TRBLIMITR_EL1</u>.E == 1 and the Trace Buffer Unit is using Selfhosted mode.

• <u>TRBLIMITR_EL1</u>.XE == 1 and the Trace Buffer Unit is using External mode.

TRBMPAM_EL1 can be accessed through the external debug interface:

Component	Offset	Instance			
TRBE	0x040	TRBMPAM_EL1			

This interface is accessible as follows:

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalTraceBufferAccess(), accesses to this register generate an error response.
- Otherwise, accesses to this register are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.