# TRCAUXCTLR, Auxiliary Control Register

The TRCAUXCTLR characteristics are:

### **Purpose**

The function of this register is implementation defined.

### **Configuration**

External register TRCAUXCTLR bits [31:0] are architecturally mapped to AArch64 System register TRCAUXCTLR[31:0].

This register is present only when FEAT\_ETE is implemented and FEAT\_TRC\_EXT is implemented. Otherwise, direct accesses to TRCAUXCTLR are res0.

#### **Attributes**

TRCAUXCTLR is a 32-bit register.

### Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 IMPLEMENTATION DEFINED

#### **IMPLEMENTATION DEFINED, bits [31:0]**

implementation defined.

This field reads as an implementation defined value and writes to this field have implementation defined behavior.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to 0.

## Accessing TRCAUXCTLR

If this register is nonzero then it might cause the behavior of a trace unit to contradict this architecture specification. See the documentation of the specific implementation for information about the implementation defined support for this register.

#### TRCAUXCTLR can be accessed through the external debug interface:

Component	Offset	Instance	
ETE	0x018	TRCAUXCTLR	

This interface is accessible as follows:

- When OSLockStatus(), or !AllowExternalTraceAccess() or ! IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.