SIMD&FP **Instructions** 

SVE Instructions

**SME Instructions** 

Index by Encoding

## CMGE (zero)

Base

**Instructions** 

Compare signed Greater than or Equal to zero (vector). This instruction reads each vector element in the source SIMD&FP register and if the signed integer value is greater than or equal to zero sets every bit of the corresponding vector element in the destination SIMD&FP register to one. otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero.

Depending on the settings in the CPACR EL1, CPTR EL2, and CPTR EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: Scalar and Vector

#### Scalar

```
31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0
0 1 1 1 1 1 1 0 size 1 0 0 0 0 0 1 0 0 0 1 0
                                                                       Rn
      U
                                                        go
```

## CMGE $\langle V \rangle \langle d \rangle$ , $\langle V \rangle \langle n \rangle$ , #0

```
integer d = UInt(Rd);
integer n = UInt(Rn);
if size != '11' then UNDEFINED;
constant integer esize = 8 << UInt(size);</pre>
constant integer datasize = esize;
integer elements = 1;
CompareOp comparison;
case op:U of
    when '00' comparison = CompareOp GT;
    when '01' comparison = <a href="mailto:CompareOp_GE">CompareOp_GE</a>;
    when '10' comparison = CompareOp EQ;
    when '11' comparison = CompareOp LE;
```

### Vector

```
31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0
0 Q 1 0 1 1 1 0 size 1 0 0 0 0 0 1 0 0 0 1 0
                                                                       Rn
                                                                                      Rd
      U
                                                        op
```

```
CMGE \langle Vd \rangle . \langle T \rangle, \langle Vn \rangle . \langle T \rangle, #0
```

```
integer d = <u>UInt</u>(Rd);
integer n = UInt(Rn);
if size:Q == '110' then UNDEFINED;
constant integer esize = 8 << UInt(size);</pre>
constant integer datasize = 64 << <u>UInt</u>(Q);
integer elements = datasize DIV esize;
```

```
CompareOp comparison;
case op:U of
  when '00' comparison = CompareOp GT;
  when '01' comparison = CompareOp GE;
  when '10' comparison = CompareOp EQ;
  when '11' comparison = CompareOp LE;
```

# **Assembler Symbols**

<V>

Is a width specifier, encoded in "size":

size	<v></v>		
0x	RESERVED		
10	RESERVED		
11	D		

<d>Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<n> Is the number of the SIMD&FP source register, encoded in the "Rn" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T>

Is an arrangement specifier, encoded in "size:Q":

size	Q	<t></t>
00	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn>

Is the name of the SIMD&FP source register, encoded in the "Rn" field.

### **Operation**

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand = V[n, datasize];
bits(datasize) result;
integer element;
boolean test_passed;

for e = 0 to elements-1
    element = SInt(Elem[operand, e, esize]);
    case comparison of
        when CompareOp_GT test_passed = element > 0;
```

```
when CompareOp_GE test_passed = element >= 0;
when CompareOp_EQ test_passed = element == 0;
when CompareOp_LE test_passed = element <= 0;
when CompareOp_LT test_passed = element < 0;
Elem[result, e, esize] = if test_passed then Ones(esize) else Zeros
V[d, datasize] = result;</pre>
```

## **Operational information**

### If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu