ICH_APOR<n>_EL2, Interrupt Controller Hyp Active Priorities Group 0 Registers, n = 0 - 3

The ICH APOR<n> EL2 characteristics are:

Purpose

Provides information about Group 0 virtual active priorities for EL2.

Configuration

AArch64 System register ICH_AP0R<n>_EL2 bits [31:0] are architecturally mapped to AArch32 System register ICH_AP0R<n>[31:0].

This register is present only when FEAT_GICv3 is implemented and (EL2 is implemented or EL3 is implemented). Otherwise, direct accesses to ICH_AP0R<n>_EL2 are undefined.

If EL2 is not implemented, this register is res0 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

ICH APOR<n> EL2 is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 3

RESO

P31 P30 P29 P28 P27 P26 P25 P24 P23 P22 P21 P20 P19 P18 P17 P16 P15 P14 P13 P12 P11 P10 P9 P8 P7 P6 P5 P31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4

Bits [63:32]

Reserved, res0.

P < x >, bit [x], for x = 31 to 0

Provides the access to the virtual active priorities for Group 0 interrupts. Possible values of each bit are:

P <x></x>	Meaning	

0d0	There is no Group 0 interrupt active with this priority level, or
	all active Group 0 interrupts with
	this priority level have
	undergone priority-drop.
0b1	There is a Group 0 interrupt
	active with this priority level
	which has not undergone priority
	drop.

The correspondence between priority levels and bits depends on the number of bits of priority that are implemented.

If 5 bits of preemption are implemented (bits [7:3] of priority), then there are 32 preemption levels, and the active state of these preemption levels are held in ICH_APORO_EL2 in the bits corresponding to Priority[7:3].

If 6 bits of preemption are implemented (bits [7:2] of priority), then there are 64 preemption levels, and:

- The active state of preemption levels 0 124 are held in ICH AP0R0 EL2 in the bits corresponding to 0:Priority[6:2].
- The active state of preemption levels 128 252 are held in ICH APOR1 EL2 in the bits corresponding to 1:Priority[6:2].

If 7 bits of preemption are implemented (bits [7:1] of priority), then there are 128 preemption levels, and:

- The active state of preemption levels 0 62 are held in ICH APORO EL2 in the bits corresponding to 00:Priority[5:1].
- The active state of preemption levels 64 126 are held in ICH_APOR1_EL2 in the bits corresponding to 01:Priority[5:1].
- The active state of preemption levels 128 190 are held in ICH_AP0R2_EL2 in the bits corresponding to 10:Priority[5:1].
- The active state of preemption levels 192 254 are held in ICH APOR3 EL2 in the bits corresponding to 11:Priority[5:1].

Note

Having the bit corresponding to a priority set to 1 in both ICH_APOR<n>_EL2 and ICH_AP1R<n>_EL2 might result in unpredictable behavior of the interrupt prioritization system for virtual interrupts.

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

Software must ensure that ICH_APOR<n>_EL2 is 0 for legacy VMs otherwise behavior is unpredictable. For more information about support for legacy VMs, see 'Support for legacy operation of VMs' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

The active priorities for Group 0 and Group 1 interrupts for legacy VMs are held in $\underline{ICH_AP1R < n > \underline{EL2}}$ and reads and writes to GICV_APR access $\underline{ICH_AP1R < n > \underline{EL2}}$. This means that $ICH_AP0R < n > \underline{EL2}$ is inaccessible to legacy VMs.

Accessing ICH_APOR<n>_EL2

ICH_AP0R1_EL2 is only implemented in implementations that support 6 or more bits of preemption. ICH_AP0R2_EL2 and ICH_AP0R3_EL2 are only implemented in implementations that support 7 bits of preemption. Unimplemented registers are undefined.

Note

The number of bits of preemption is indicated by <u>ICH VTR EL2</u>.PREbits

Writing to these registers with any value other than the last read value of the register (or 0×00000000 for a newly set up virtual machine) can result in unpredictable behavior of the virtual interrupt prioritization system allowing either:

- Virtual interrupts that should preempt execution to not preempt execution.
- Interrupts that should not preempt execution to preempt execution at EL1 or EL0.

Writing to the active priority registers in any order other than the following order will result in unpredictable behavior:

- ICH APOR<n> EL2.
- <u>ICH AP1R<n> EL2</u>.

Having the bit corresponding to a priority set in both ICH_APOR<n>_EL2 and <u>ICH_AP1R<n>_EL2</u> can result in unpredictable behavior of the interrupt prioritization system for virtual interrupts.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, ICH_APOR<m>_EL2 ; Where m = 0-3

op0	op1	CRn	CRm	op2
0b11	0b100	0b1100	0b1000	0b0:m[1:0]

```
integer m = UInt(op2<1:0>);
if m == 1 && NUM GIC PREEMPTION BITS < 6 then
   UNDEFINED;
elsif (m == 2 | m == 3) && NUM GIC PREEMPTION BITS
< 7 then
   UNDEFINED;
elsif PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        X[t, 64] = NVMem[0x480 + (8 * m)];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ICC_SRE_EL2.SRE == '0' then
       AArch64.SystemAccessTrap(EL2, 0x18);
        X[t, 64] = ICH\_APOR\_EL2[m];
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
        X[t, 64] = ICH\_APOR\_EL2[m];
```

MSR ICH_AP0R<m>_EL2, <Xt>; Where m = 0-3

op0	op1	CRn	CRm	op2
0b11	0b100	0b1100	0b1000	0b0:m[1:0]

```
integer m = UInt(op2<1:0>);

if m == 1 && NUM_GIC_PREEMPTION_BITS < 6 then
        UNDEFINED;
elsif (m == 2 || m == 3) && NUM_GIC_PREEMPTION_BITS
< 7 then
        UNDEFINED;
elsif PSTATE.EL == ELO then
        UNDEFINED;</pre>
```

```
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
   AArch64.SystemAccessTrap(EL2, 0x18);
   else
       UNDEFINED;
elsif PSTATE.EL == EL2 then
   if ICC_SRE_EL2.SRE == '0' then
       AArch64.SystemAccessTrap(EL2, 0x18);
   else
       ICH\_APOR\_EL2[m] = X[t, 64];
elsif PSTATE.EL == EL3 then
   if ICC_SRE_EL3.SRE == '0' then
       AArch64.SystemAccessTrap(EL3, 0x18);
   else
       ICH\_APOR\_EL2[m] = X[t, 64];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.