

## FMAXNM (scalar)

Floating-point Maximum Number (scalar). This instruction compares the first and second source SIMD&FP register values, and writes the larger of the two floating-point values to the destination SIMD&FP register.

Regardless of the value of [FPCR.AH](#), the behavior is as follows:

- Negative zero compares less than positive zero.
- If one value is numeric and the other is a quiet NaN, the result is the numeric value.
- When [FPCR.DN](#) is 0, if either value is a signaling NaN or if both values are NaNs, the result is a quiet NaN.
- When [FPCR.DN](#) is 1, if either value is a signaling NaN or if both values are NaNs, the result is Default NaN.

This instruction can generate a floating-point exception. Depending on the settings in [FPCR](#), the exception results in either a flag being set in [FPSR](#), or a synchronous exception being generated. For more information, see [Floating-point exception traps](#).

Depending on the settings in the [CPACR\\_EL1](#), [CPTR\\_EL2](#), and [CPTR\\_EL3](#) registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |    |   |   |    |   |   |   |   |   |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|---|----|---|---|----|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8  | 7 | 6 | 5  | 4 | 3 | 2 | 1 | 0 |
| 0  | 0  | 0  | 1  | 1  | 1  | 1  | 0  | f  | t  | y  | p  | e  | 1  | Rm |    |    | 0  | 1  | 1  | 0  | 1  | 0 | Rn |   |   | Rd |   |   |   |   |   |
| op |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |   |    |   |   |    |   |   |   |   |   |

### Half-precision (ftype == 11) (FEAT\_FP16)

FMAXNM <Hd>, <Hn>, <Hm>

### Single-precision (ftype == 00)

FMAXNM <Sd>, <Sn>, <Sm>

### Double-precision (ftype == 01)

FMAXNM <Dd>, <Dn>, <Dm>

```
if ftype == '10' || (ftype == '11' && !IsFeatureImplemented(FEAT_FP16))
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

constant integer esize = 8 << UInt(ftype EOR '10');
```

Assembler Symbols

|      |  |
|------|--|
| <Dd> | Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.   |
| <Dn> | Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.  |
| <Dm> | Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field. |
| <Hd> | Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.   |
| <Hn> | Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.  |
| <Hm> | Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field. |
| <Sd> | Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.   |
| <Sn> | Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.  |
| <Sm> | Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field. |

Operation

```
CheckFPEnabled64();
bits(esize) operand1 = V[n, esize];
bits(esize) operand2 = V[m, esize];

FPCRTYPE fpcr = FPCR[];
boolean merge = IsMerging(fpcr);
bits(128) result = if merge then V[n, 128] else Zeros(128);

Elem[result, 0, esize] = FPMaxNum(operand1, operand2, fpcr);
V[d, 128] = result;
```

|                                   |  |                                  |                                  |                                   |
|-----------------------------------|--|----------------------------------|----------------------------------|-----------------------------------|
| <a href="#">Base Instructions</a> | <a href="#">SIMD&amp;FP Instructions</a> | <a href="#">SVE Instructions</a> | <a href="#">SME Instructions</a> | <a href="#">Index by Encoding</a> |
|-----------------------------------|--|----------------------------------|----------------------------------|-----------------------------------|

[Sh](#)  
[Pseu](#)