# GICD\_ISPENDR<n>, Interrupt Set-Pending Registers, n = 0 - 31

The GICD ISPENDR<n> characteristics are:

### **Purpose**

Adds the pending state to the corresponding interrupt.

### **Configuration**

These registers are available in all GIC configurations. If GICD CTLR.DS==0, these registers are Common.

The number of implemented <u>GICD\_ISPENDR<n></u> registers is (<u>GICD\_TYPER</u>.ITLinesNumber+1). Registers are numbered from 0.

GICD\_ISPENDR0 is Banked for each connected PE with GICR\_TYPER.Processor\_Number < 8.

Accessing GICD\_ISPENDR0 from a PE with <a href="mailto:GICR\_TYPER">GICR\_TYPER</a>. Processor\_Number > 7 is constrained unpredictable:

- Register is RAZ/WI.
- An unknown banked copy of the register is accessed.

#### **Attributes**

GICD ISPENDR<n> is a 32-bit register.

## Field descriptions

31 30 29 28 27

Set pending bit31Set pending bit30Set pending bit29Set pending bit28Set pending bit27Set pe

#### Set pending bit<x>, bit [x], for x = 31 to 0

For SPIs and PPIs, adds the pending state to interrupt number 32n + x. Reads and writes have the following behavior:

| Set_pending_bit <x></x> | Meaning  |
|-------------------------|--|
| 0b0                     | If read, indicates that the  |
|                         | corresponding interrupt is not pending on any PE. If written, has no effect. |

If read, indicates that the corresponding interrupt is pending, or active and pending. If written, changes the state of the corresponding interrupt from inactive to pending, or from active to active and pending. This has no effect in the following cases:

- If the interrupt is an SGI.
   The pending state of an SGI can be set using
   GICD SPENDSGIR<n>.
- If the interrupt is not inactive and is not active.
- If the interrupt is already pending because of a write to <u>GICD\_ISPENDR<n></u>.
- If the interrupt is already pending because the corresponding interrupt signal is asserted. In this case, the interrupt remains pending if the interrupt signal is deasserted.

The reset behavior of this field is:

• On a GIC reset, this field resets to 0.

### Accessing GICD\_ISPENDR<n>

Set-pending bits for SGIs are read-only and ignore writes. The Setpending bits for SGIs are provided as <u>GICD\_SPENDSGIR<n></u>.

When affinity routing is enabled for the Security state of an interrupt:

- Bits corresponding to SGIs and PPIs are RAZ/WI, and equivalent functionality for SGIs and PPIs is provided by GICR ISPENDR0.
- Bits corresponding to Group 0 and Group 1 Secure interrupts can only be set by Secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

If <u>GICD\_CTLR</u>.DS==0, unless the <u>GICD\_NSACR<n></u> registers permit Non-secure software to control Group 0 and Secure Group 1 interrupts, any bits that correspond to Group 0 or Secure Group 1 interrupts are accessible only by Secure accesses and are RAZ/WI to Non-secure accesses.

# GICD\_ISPENDR<n> can be accessed through the memory-mapped interfaces:

| Component          | Frame     | Offset                 | Instance             |
|--------------------|-----------|------------------------|----------------------|
| GIC<br>Distributor | Dist_base | 0x0200<br>+ (4 *<br>n) | GICD_ISPENDR <n></n> |

Accesses on this interface are RW.

| AArch32          | AArch64          | AArch32             | AArch64             | Index by        | <u>External</u>  |
|------------------|------------------|---------------------|---------------------|-----------------|------------------|
| <u>Registers</u> | <u>Registers</u> | <u>Instructions</u> | <u>Instructions</u> | <b>Encoding</b> | <u>Registers</u> |

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.