<u>SME</u>	Index by	<u>Sh</u>
<u>nstructions</u>	Encoding	Pseud

SIMD&FP Base Instructions **Instructions**

SVE Instructions

In

FMINNM (scalar)

Floating-point Minimum Number (scalar). This instruction compares the first and second source SIMD&FP register values, and writes the smaller of the two floating-point values to the destination SIMD&FP register.

Regardless of the value of *FPCR*.AH, the behavior is as follows:

- Negative zero compares less than positive zero.
- If one value is numeric and the other is a guiet NaN, the result is the numeric value.
- When *FPCR*.DN is 0, if either value is a signaling NaN or if both values are NaNs, the result is a guiet NaN.
- When *FPCR*.DN is 1, if either value is a signaling NaN or if both values are NaNs, the result is Default NaN.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR* or a synchronous exception being generated. For more information, see Floating-point exception traps.

Depending on the settings in the CPACR EL1, CPTR EL2, and CPTR EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
                                        0 1 1 1 1 0
|0|0|0|1 1 1 1 0|ftype|1|
                                Rm
                                                            Rn
                                                                         Rd
                                              op
```

```
Half-precision (ftype == 11)
(FEAT_FP16)
```

```
FMINNM <Hd>, <Hn>, <Hm>
```

Single-precision (ftype == 00)

```
FMINNM <Sd>, <Sn>, <Sm>
```

Double-precision (ftype == 01)

```
FMINNM <Dd>, <Dn>, <Dm>
if ftype == '10' | (ftype == '11' && !IsFeatureImplemented(FEAT_FP16))
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
constant integer esize = 8 << UInt(ftype EOR '10');</pre>
```

Assembler Symbols		
<dd></dd>	Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.	
<dn></dn>	Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.	
<dm></dm>	Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field.	
<hd></hd>	Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.	
<hn></hn>	Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.	
<hm></hm>	Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.	
<sd></sd>	Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.	
<sn></sn>	Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.	
<sm></sm>	Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field.	

Operation

```
CheckFPEnabled64();
bits(esize) operand1 = V[n, esize];
bits(esize) operand2 = V[m, esize];

FPCRType fpcr = FPCR[];
boolean merge = IsMerging(fpcr);
bits(128) result = if merge then V[n, 128] else Zeros(128);

Elem[result, 0, esize] = FPMinNum(operand1, operand2, fpcr);
V[d, 128] = result;
```

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

 $Internal\ version\ only:\ is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu