

# MFAR\_EL3, Physical Fault Address Register (EL3)

The MFAR\_EL3 characteristics are:

## Purpose

Records the faulting physical address for a Granule Protection Check, synchronous External Abort, or SError exception taken to EL3.

## Configuration

This register is present only when FEAT\_PFAR is implemented or FEAT\_RME is implemented. Otherwise, direct accesses to MFAR\_EL3 are undefined.

## Attributes

MFAR\_EL3 is a 64-bit register.

## Field descriptions

### When FEAT\_RME is implemented and the exception is a GPC exception:

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32				
NS	NSE	RES0						FPA[55:52]				FPA[51:48]				FPA																			
FPA																		RES0																	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				

### NS, bit [63]

Together with MFAR\_EL3.NSE, reports the physical address space of the access that triggered the exception.

NSE	NS	Meaning
0b0	0b0	When Secure state is implemented, Secure. Otherwise reserved.
0b0	0b1	Non-secure.
0b1	0b0	Root.
0b1	0b1	Realm.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

#### **NSE, bit [62]**

Together with MFAR\_EL3.NS, reports the physical address space of the access that triggered the exception.

For a description of the values derived by evaluating NS and NSE together, see MFAR\_EL3.NS.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

#### **Bits [61:56]**

Reserved, res0.

#### **FPA[55:52], bits [55:52]**

##### **When FEAT\_D128 is implemented:**

When FEAT\_D128 is implemented, extension to MFAR\_EL3.FPA[47:12].

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

##### **Otherwise:**

Reserved, res0.

#### **FPA[51:48], bits [51:48]**

##### **When FEAT\_LPA is implemented:**

When FEAT\_LPA is implemented, extension to MFAR\_EL3.FPA[47:12].

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

##### **Otherwise:**

Reserved, res0.

## FPA, bits [47:12]

Bits [47:12] of the Faulting Physical Address.

For implementations with fewer than 48 physical address bits, the corresponding upper bits in this field are res0.


The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

## Bits [11:0]

Reserved, res0.

## When FEAT\_PFAR is implemented and the exception is a synchronous External Abort or SError exception:



## NS, bit [63]

### When FEAT\_RME is implemented:

Together with MFAR\_EL3.NSE, reports the physical address space of the access that triggered the exception.

NSE	NS	Meaning
0b0	0b0	When Secure state is implemented, Secure. Otherwise reserved.
0b0	0b1	Non-secure.
0b1	0b0	Root.
0b1	0b1	Realm.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

### Otherwise:

Non-secure. Reports the physical address space of the access that triggered the exception.

NS	Meaning
0b0	Secure physical address space.

0b1      Non-secure physical address space.

---

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

#### **NSE, bit [62]**

##### **When FEAT\_RME is implemented:**

Together with MFAR\_EL3.NS, reports the physical address space of the access that triggered the exception.

For a description of the values derived by evaluating NS and NSE together, see MFAR\_EL3.NS.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

##### **Otherwise:**

Reserved, res0.

#### **Bits [61:56]**

Reserved, res0.

#### **PA[55:52], bits [55:52]**

##### **When FEAT\_D128 is implemented:**

When FEAT\_D128 is implemented, extension to MFAR\_EL3.PA[47:0].

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

##### **Otherwise:**

Reserved, res0.

#### **PA[51:48], bits [51:48]**

##### **When FEAT\_LPA is implemented:**

When FEAT\_LPA is implemented, extension to MFAR\_EL3.PA[47:0].

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

**Otherwise:**

Reserved, res0.

**PA, bits [47:0]**

Physical Address. Bits [47:0] of the aborting physical address.

For implementations with fewer than 48 physical address bits, the corresponding upper bits in this field are res0.

The recorded address can be any address within the same naturally-aligned fault granule as the faulting physical address, where the size of the fault granule is implementation defined and no larger than the larger than:

- The size of the range of values permitted to be recorded in [FAR\\_EL3](#).

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

## Accessing MFAR\_EL3

MFAR\_EL3 is not valid and reads unknown if [ESR\\_EL3](#).EC is recorded indicating an Abort or SError exception and [ESR\\_EL3](#).PFV is recorded as 0.

Accesses to this register use the following encodings in the System register encoding space:

**MRS <Xt>, MFAR\_EL3**

op0	op1	CRn	CRm	op2
0b11	0b110	0b0110	0b0000	0b101

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
```

```
    UNDEFINED;  
elseif PSTATE.EL == EL3 then  
    X[t, 64] = MFAR_EL3;
```

## MSR MFAR\_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b0110	0b0000	0b101

```
if PSTATE.EL == EL0 then  
    UNDEFINED;  
elseif PSTATE.EL == EL1 then  
    UNDEFINED;  
elseif PSTATE.EL == EL2 then  
    UNDEFINED;  
elseif PSTATE.EL == EL3 then  
    MFAR_EL3 = X[t, 64];
```

---

[AArch32  
Registers](#)[AArch64  
Registers](#)[AArch32  
Instructions](#)[AArch64  
Instructions](#)[Index by  
Encoding](#)[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.