# ERR<n>MISC3, Error Record <n>Miscellaneous Register 3, n = 0 - 65534

The ERR<n>MISC3 characteristics are:

## **Purpose**

implementation defined error syndrome register. The miscellaneous syndrome registers might contain:

- Information to locate where the error was detected.
- If the error was detected within a FRU, the identity of the FRU.
- A Corrected error counter or counters.
- Other state information not present in the corresponding status and address registers.

If the node that owns error record n supports the RAS Timestamp Extension (ERR < q > FR.TS != 0b00), then ERR < n > MISC3 contains the timestamp value for error record n when the error was detected. Otherwise the contents of ERR < n > MISC3 are implementation defined.

## **Configuration**

This register is present only when (an implementation implements ERR<n>MISC3 or RAS System Architecture v1.1 is implemented) and error record <n> is implemented. Otherwise, direct accesses to ERR<n>MISC3 are res0.

<u>ERR<q>FR</u> describes the features implemented by the node that owns error record <n>. <q> is the index of the first error record owned by the same node as error record <n>. If the node owns a single record then q = n.

For implementation defined fields in ERR<n>MISC3, writing zero returns the error record to an initial quiescent state.

In particular, if any implementation defined syndrome fields might generate a Fault Handling or Error Recovery Interrupt request, writing zero is sufficient to deactivate the Interrupt request.

Fields that are read-only, nonzero, and ignore writes are compliant with this requirement.

Arm recommends that if RAS System Architecture v1.1 is not implemented then ERR<n>MISC3 does not require zeroing to return the record to a quiescent state.

#### Note

Arm recommends that any implementation defined syndrome field that can generate a Fault Handling, Error Recovery, Critical, or implementation defined, interrupt request is disabled at Cold reset and is enabled by software writing an implementation defined nonzero value to an implementation defined field in ERR<q>CTLR.

#### **Attributes**

ERR<n>MISC3 is a 64-bit register.

## Field descriptions

### When ERR<q>FR.TS != 0b00:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

TS
TS

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### **TS**, bits [63:0]

Timestamp. Timestamp value recorded when the error was detected. Valid only if ERR < n > STATUS.V == 1.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Access to this field is **RO or RW**.

## When ERR<q>FR.TS == 0b00:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

IMPLEMENTATION DEFINED

IMPLEMENTATION DEFINED

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### **IMPLEMENTATION DEFINED, bits [63:0]**

implementation defined syndrome.

## Accessing ERR<n>MISC3

Reads from ERR<n>MISC3 return an implementation defined value and writes have implementation defined behavior.

If the Common Fault Injection Mechanism is implemented by the node that owns this error record, and <u>ERR<q>PFGF</u>.MV is 1, then some parts of this register are read/write when <u>ERR<n>STATUS</u>.MV is 0. See <u>ERR<n>PFGF</u>.MV for more information.

For other parts of this register, or if the Common Fault Injection Mechanism is not implemented, then Arm recommends that:

- Miscellaneous syndrome for multiple errors, such as a corrected error counter, is read/write.
- When <u>ERR<n>STATUS</u>.MV is 1, the miscellaneous syndrome specific to the most recently recorded error ignores writes.

#### Note

These recommendations allow a counter to be reset in the presence of a persistent error, while preventing specific information, such as that identifying a FRU, from being lost if an error is detected while the previous error is being logged.

#### **ERR<n>MISC3** can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
RAS	0x038 +	ERR <n>MISC3</n>
	(64 * n)	

Accesses on this interface are RW.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.