<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Pseu

### **ABS**

Absolute value computes the absolute value of the signed integer value in the source register, and writes the result to the destination register.

# Integer (FEAT\_CSSC)

## 32-bit (sf == 0)

```
ABS <Wd>, <Wn>
```

# 64-bit (sf == 1)

```
ABS <Xd>, <Xn>
if !IsFeatureImplemented(FEAT_CSSC) then UNDEFINED;
constant integer datasize = 32 << <u>UInt</u>(sf);
integer n = <u>UInt</u>(Rn);
integer d = <u>UInt</u>(Rd);
```

## **Assembler Symbols**

<wd></wd>	Is the 32-bit nar	ne of the ge	eneral-purpose	destination

register, encoded in the "Rd" field.

<Wn> Is the 32-bit name of the general-purpose source register,

encoded in the "Rn" field.

<Xd> Is the 64-bit name of the general-purpose destination

register, encoded in the "Rd" field.

<Xn> Is the 64-bit name of the general-purpose source register,

encoded in the "Rn" field.

#### Operation

```
bits(datasize) operand1 = X[n, datasize];
integer result = Abs(SInt(operand1));
X[d, datasize] = result<datasize-1:0>;
```

## **Operational information**

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.

- The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu