PMZR_EL0, Performance Monitors Zero with Mask

The PMZR EL0 characteristics are:

Purpose

Zero the set of counters specified by the mask written to PMZR ELO.

Configuration

AArch64 System register PMZR_EL0 bits [63:0] are architecturally mapped to External register PMU.PMZR_EL0[63:0] when FEAT_PMUv3_EXT64 is implemented and FEAT_PMUv3p9 is implemented.

This register is present only when FEAT_PMUv3p9 is implemented. Otherwise, direct accesses to PMZR EL0 are undefined.

Attributes

PMZR EL0 is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36

RESO

C P30 P29 P28 P27 P26 P25 P24 P23 P22 P21 P20 P19 P18 P17 P16 P15 P14 P13 P12 P11 P10 P9 P8 P7 P6 P5 P4

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4

Bits [63:33]

Reserved, res0.

F<m>, bit [m+32], for m = 0 When FEAT_PMUv3_ICNTR is implemented:

Zero fixed-function counter <m>.

F <m></m>	Meaning
0b0	Write is ignored.
0b1	Set fixed-function counter <m> to zero.</m>

Writing 1 to PMZR EL0.F0 sets PMICNTR EL0 to zero.

- This field ignores writes if any of the following are true:
 - All of the following are true:
 - <u>PMUSERENR_ELO</u>.UEN == 0 or PMUACR EL1.F<m> == 0.
 - Accessed at EL0.
 - All of the following are true:
 - EL3 is implemented.
 - MDCR EL3.EnPM2 == 0.
 - Accessed at EL2, EL1, or EL0.
 - All of the following are true:
 - FEAT FGT2 is implemented.
 - EL3 is implemented and <u>SCR_EL3</u>.FGTEn2 == 0, or <u>HDFGWTR2_EL2</u>.nPMICFILTR_EL0 == 0.
 - EL2 is implemented and enabled in the current Security state.
 - Accessed at EL1 or EL0.
 - HCR EL2.{E2H,TGE} != {1,1}.
 - All of the following are true:
 - Accessed at EL0.
 - PMUSERENR EL0.IR == 1.
- Otherwise access to this field is WO.

Otherwise:

Reserved, res0.

C, bit [31]

Zero PMCCNTR EL0.

C	Meaning
0b0	Write is ignored.
0b1	Set PMCCNTR_EL0 to zero.

Accessing this field has the following behavior:

- This field ignores writes if any of the following are true:
 - All of the following are true:
 - Accessed at EL0.
 - PMUSERENR EL0.UEN == 1.
 - \blacksquare PMUACR EL1.C == 0.
 - All of the following are true:
 - Accessed at EL0.
 - **■ PMUSERENR ELO**.{UEN,CR} == {1,1}.
- Otherwise access to this field is WO.

P < m >, bit [m], for m = 30 to 0

Zero PMEVCNTR<m> EL0.

P <m></m>	Meaning
0b0	Write is ignored.
0b1	Set <a href="mailto:PMEVCNTR<m>_EL0">EL0 to
	zero.

Accessing this field has the following behavior:

- This field ignores writes if any of the following are true:
 - All of the following are true:
 - Accessed at EL0.
 - PMUSERENR EL0.UEN == 1.
 - PMUACR EL1.P<m> == 0.
 - All of the following are true:
 - Accessed at EL0.
 - **PMUSERENR ELO.**{UEN,ER} == {1,1}.
 - All of the following are true:
 - EL2 is implemented and enabled in the current Security state.
 - \blacksquare m >= UInt(MDCR EL2.HPMN).
 - Accessed at EL0 or EL1.
 - \circ m >= UInt(PMCR EL0.N).
- Otherwise access to this field is W1C.

Accessing PMZR_EL0

Accesses to this register use the following encodings in the System register encoding space:

MSR PMZR EL0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b011	0b1001	0b1101	0b100

```
if PSTATE.EL == EL0 then
   if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.TPM == '1' then
        UNDEFINED;
elsif PMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
   else
            AArch64.SystemAccessTrap(EL1, 0x18);
elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11'
&& IsFeatureImplemented(FEAT_FGT2) && HaveEL(EL3) &&
```

```
SCR EL3.FGTEn2 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H, TGE> != '11'
&& IsFeatureImplemented(FEAT_FGT2) &&
HDFGWTR2 EL2.nPMZR EL0 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED:
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        PMZR ELO = X[t, 64];
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT2) && HaveEL(EL3) &&
SCR EL3.FGTEn2 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT2) &&
HDFGWTR2_EL2.nPMZR_EL0 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR EL2.TPM == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMZR ELO = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMZR\_EL0 = X[t, 64];
elsif PSTATE.EL == EL3 then
    PMZR\_EL0 = X[t, 64];
```

	28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d9	
С	opyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. Th document is Non-Confidentia	is
		11.