## CSSELR\_EL1, Cache Size Selection Register

Index by

Encoding

External

Registers

The CSSELR EL1 characteristics are:

### **Purpose**

Selects the current Cache Size ID Register, <u>CCSIDR\_EL1</u>, by specifying the required cache level and the cache type (either instruction or data cache).

### **Configuration**

AArch64 System register CSSELR\_EL1 bits [31:0] are architecturally mapped to AArch32 System register CSSELR[31:0].

#### **Attributes**

CSSELR EL1 is a 64-bit register.

### Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 4	0 39	38 3	37 3	5 35	34 3	3 32
RES0						
RES0			Т	nDL	.evel	In[
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	3 7	6	5 4	. 3	2 :	0

#### Bits [63:5]

Reserved, res0.

# TnD, bit [4] When FEAT\_MTE2 is implemented:

Allocation Tag not Data bit.

TnD	Meaning
0b0	Data, Instruction or Unified cache.
0b1	Separate Allocation Tag cache.

When  $CSSELR\_EL1.InD == 1$ , this bit is res0.

If CSSELR\_EL1.{TnD, Level, InD} is programmed to a cache level that is not implemented, then the value for this field on a read of CSSELR\_EL1 is unknown.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### Level, bits [3:1]

Cache level of required cache.

Level	Meaning
0b000	Level 1 cache.
0b001	Level 2 cache.
0b010	Level 3 cache.
0b011	Level 4 cache.
0b100	Level 5 cache.
0b101	Level 6 cache.
0b110	Level 7 cache.

All other values are reserved.

If CSSELR\_EL1.{TnD, Level, InD} is programmed to a cache level that is not implemented, then the value for this field on a read of CSSELR EL1 is unknown.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### InD, bit [0]

Instruction not Data bit.

InD	InD Meaning			
0b0	Data or unified cache.			
0b1	Instruction cache.			

If CSSELR\_EL1.{TnD, Level, InD} is programmed to a cache level that is not implemented, then a read of CSSELR\_EL1 is constrained unpredictable, and returns unknown values for CSSELR\_EL1.{Level, InD}.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

### Accessing CSSELR\_EL1

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, CSSELR EL1

op0	op1	CRn	CRm	op2	
0b11	0b010	0b0000	0b0000	0b000	

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID2 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.TID4 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR EL3.FGTEn == '1') && HFGRTR EL2.CSSELR EL1 ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = CSSELR\_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = CSSELR\_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = CSSELR\_EL1;
```

# MSR CSSELR\_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b010	0b0000	0b0000	0b000

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID2 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
elsif EL2Enabled() && HCR_EL2.TID4 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.