## GICR IGRPMODRO, Interrupt Group Modifier Register 0

The GICR IGRPMODR0 characteristics are:

### **Purpose**

When GICD CTLR.DS==0, this register together with the GICR IGROUPRO register, controls whether the corresponding interrupt is in:

- Secure Group 0.
- Non-secure Group 1.
- When System register access is enabled, Secure Group 1.

#### **Configuration**

When <u>GICD CTLR</u>.DS==0, this register is Secure.

A copy of this register is provided for each Redistributor.

#### **Attributes**

GICR IGRPMODR0 is a 32-bit register.

## Field descriptions

Group modifier bit31 Group modifier bit30 Group modifier bit29 Group modifier bit28 Group modifier

#### Group modifier bit<x>, bit [x], for x = 31 to 0

Group modifier bit. In implementations where affinity routing is enabled for the Security state of an interrupt, the bit that corresponds to the interrupt is concatenated with the equivalent bit in GICR IGROUPRO to form a 2-bit field that defines an interrupt group:

Group modifier bit	Group status bit	Definition	Short name
0b0	0b0	Secure Group 0	GOS

Group modifier bit	Group status bit	Definition	Short name
0b0	0b1	Non- secure Group 1	G1NS
0b1	0b0	Secure Group 1	G1S
0b1	0b1	Reserved, - treated as Non- secure Group 1	

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

## Accessing GICR\_IGRPMODR0

When affinity routing is not enabled for the Security state of an interrupt in GICR\_IGRPMODR0, the corresponding bit is res0 and equivalent functionality is provided by  $\underline{\text{GICD IGRPMODR}}$  with n=0.

This register only applies to SGIs (bits [15:0]) and PPIs (bits [31:16]). For SPIs, this functionality is provided by GICD IGRPMODR<n>.

When <u>GICD\_CTLR</u>.ARE\_S == 0 or <u>GICD\_CTLR</u>.DS == 1, GICR\_IGRPMODR0 is res0. An implementation can make this register RAZ/WI in this case.

When <u>GICD\_CTLR</u>.DS==0, the register is RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

#### Note

Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than one time. The effect of the change must be visible in finite time.

# GICR\_IGRPMODR0 can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance	
GIC Redistributor	SGI_base	0x0D00	GICR_IGRPM	ODR0

Accesses on this interface are RW.

AArch32 AArch64 AArch32 AArch64 Index by External Registers Instructions Instructions Encoding Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.