Index by	Sh
Encoding	Pseud

SIMD&FP Base **Instructions Instructions**

SVE Instructions

SME Instructions

LD1W (scalar plus scalar, strided registers)

Contiguous load of words to multiple strided vectors (scalar index)

Contiguous load of unsigned words to elements of two or four strided vector registers from the memory address generated by a 64-bit scalar base and scalar index which is added to the base address. After each element access the index value is incremented, but the index register is not updated. Inactive elements will not cause a read from Device memory or signal a fault, and are set to zero in the destination vector.

It has encodings from 2 classes: Two registers and Four registers

Two registers (FEAT_SME2)

```
3130292827262524232221201918171615
                                    14
                                                1211109876543210
                                           13
|1 0 1 0 0 0 0 1 0 0 0 |
                                                              |T|0| Zt
                         Rm
                                     1
                                            0
                                                 PNg
                                                         Rn
                                 msz<1>msz<0>
                                                                Ν
```

```
LD1W { <Zt1>.S, <Zt2>.S }, <PNg>/Z, [<Xn SP>, <Xm>, LSL #2]
```

```
if ! Have SME2 () then UNDEFINED;
integer n = UInt(Rn);
integer m = UInt(Rm);
integer g = <u>UInt('1':PNg);</u>
constant integer nreg = 2;
integer tstride = 8;
integer t = <u>UInt(T:'0':Zt);</u>
constant integer esize = 32;
```

Four registers (FEAT SME2)

```
3130292827262524232221201918171615
                                   14
                                          13
                                               1211109876543210
                                                            |T|0|0| Zt
1 0 1 0 0 0 0 1 0 0 0
                               1
                                   1
                                          0
                                                PNa
                        Rm
                                msz<1>msz<0>
```

```
LD1W { <Zt1>.S, <Zt2>.S, <Zt3>.S, <Zt4>.S }, <PNg>/Z, [<Xn | SP>, <Xm2
```

```
if ! Have SME2 () then UNDEFINED;
integer n = UInt(Rn);
integer m = UInt(Rm);
integer g = <u>UInt('1':PNg);</u>
constant integer nreg = 4;
integer tstride = 4;
integer t = <u>UInt</u>(T:'00':Zt);
constant integer esize = 32;
```

Assembler Symbols	
<zt1></zt1>	For the two registers variant: is the name of the first scalable vector register Z0-Z7 or Z16-Z23 to be transferred, encoded as "T:'0':Zt".
	For the four registers variant: is the name of the first scalable vector register Z0-Z3 or Z16-Z19 to be transferred, encoded as "T:'00':Zt".
<zt2></zt2>	For the two registers variant: is the name of the second scalable vector register Z8-Z15 or Z24-Z31 to be transferred, encoded as "T:'1':Zt".
	For the four registers variant: is the name of the second scalable vector register Z4-Z7 or Z20-Z23 to be transferred, encoded as "T:'01':Zt".
<zt3></zt3>	Is the name of the third scalable vector register Z8-Z11 or Z24-Z27 to be transferred, encoded as "T:'10':Zt".
<zt4></zt4>	Is the name of the fourth scalable vector register Z12-Z15 or Z28-Z31 to be transferred, encoded as "T:'11':Zt".
<png></png>	Is the name of the governing scalable predicate register PN8-PN15, with predicate-as-counter encoding, encoded in the "PNg" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<xm></xm>	Is the 64-bit name of the general-purpose offset register, encoded in the "Rm" field.

Operation

```
CheckStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
constant integer mbytes = esize DIV 8;
bits(64) offset;
bits(64) base;
bits(PL) pred = \underline{P}[g, PL];
bits(PL * nreg) mask = \underline{CounterToPredicate}(pred<15:0>, PL * nreg);
array [0..3] of bits(VL) values;
boolean contiguous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = TRUE;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescSVE</u> (<u>MemOp_LOAD</u>, nontemporal, co
if !<u>AnyActiveElement</u>(mask, esize) then
     if n == 31 && ConstrainUnpredictableBool(Unpredictable_CHECKSPNONEA
          CheckSPAlignment();
else
     if n == 31 then <a href="CheckSPAlignment">CheckSPAlignment</a>();
    base = if n == 31 then SP[] else X[n, 64];
```

```
offset = X[m, 64];

for r = 0 to nreg-1
    for e = 0 to elements-1
        if ActivePredicateElement(mask, r * elements + e, esize) then
            bits(64) addr = base + (UInt(offset) + r * elements + e) * n
            Elem[values[r], e, esize] = Mem[addr, mbytes, accdesc];
    else
        Elem[values[r], e, esize] = Zeros(esize);

for r = 0 to nreg-1
    Z[t, VL] = values[r];
    t = t + tstride;
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.