AArch64 Instructions Index by Encoding

External Registers

TRBBASER_EL1, Trace Buffer Base Address Register

The TRBBASER EL1 characteristics are:

Purpose

Defines the base address for the trace buffer.

Configuration

External register TRBBASER_EL1 bits [63:0] are architecturally mapped to AArch64 System register TRBBASER_EL1[63:0].

This register is present only when FEAT_TRBE_EXT is implemented. Otherwise, direct accesses to TRBBASER EL1 are res0.

TRBBASER EL1 is in the Core power domain.

Attributes

TRBBASER_EL1 is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

BASE	
BASE	RES0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	11 10 9 8 7 6 5 4 3 2 1 0

BASE, bits [63:12]

Trace Buffer Base pointer address. (TRBBASER_EL1.BASE << 12) is the address of the first byte in the trace buffer. Bits [11:0] of the Base pointer address are always zero. If the smallest implemented translation granule is not 4KB, then TRBBASER_EL1[N-1:12] are res0, where N is the implementation defined value $\log_2(\text{smallest})$ implemented translation granule).

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Bits [11:0]

Reserved, res0.

Accessing TRBBASER_EL1

The PE might ignore a write to TRBBASER_EL1 if any of the following apply:

- <u>TRBLIMITR_EL1</u>.E == 1 and the Trace Buffer Unit is using Selfhosted mode.
- <u>TRBLIMITR_EL1</u>.XE == 1 and the Trace Buffer Unit is using External mode.

TRBBASER_EL1 can be accessed through the external debug interface:

Component	Offset	Instance	
TRBE	0x000	TRBBASER_EL1	

This interface is accessible as follows:

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalTraceBufferAccess(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	External
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.