<u>SME</u>	Index by	<u>Sh</u>
<u>Instructions</u>	Encoding	Pseud

PRFH (vector plus immediate)

Gather prefetch halfwords (vector plus immediate)

SIMD&FP

Instructions

Gather prefetch of halfwords from the active memory addresses generated by a vector base plus immediate index. The index is a multiple of 2 in the range 0 to 62. Inactive addresses are not prefetched from memory. The prfop> symbol specifies the prefetch hint as a combination of three options: access type PLD for load or PST for store; target cache level L1, L2 or L3; temporality (KEEP for temporal or STRM for non-temporal). This instruction is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

SVE

Instructions

It has encodings from 2 classes: 32-bit element and 64-bit element

32-bit element

Base

Instructions

```
222120191817161514131211109876543210
31302928272625
                      23
|1 0 0 0 0 1 0|
                          |0 0| imm5 |1 1 1| Pg |
            msz<1>msz<0>
```

```
if ! HaveSVE() then UNDEFINED;
constant integer esize = 32;
integer g = UInt(Pg);
integer n = UInt(Zn);
integer level = <u>UInt</u>(prfop<2:1>);
boolean stream = (prfop<0> == '1');
pref_hint = if prfop<3> == '0' then Prefetch READ else Prefetch WRITE;
integer scale = 1;
integer offset = <u>UInt</u>(imm5);
```

64-bit element

```
222120191817161514131211109876543210
31302928272625
            24
                 23
1
                    0 0 imm5 1 1 1 Pg
                                          Zn
          msz<1>msz<0>
```

```
if !HaveSVE() then UNDEFINED;
constant integer esize = 64;
integer g = <u>UInt</u>(Pg);
integer n = <u>UInt</u>(Zn);
integer level = <u>UInt</u>(prfop<2:1>);
boolean stream = (prfop<0> == '1');
pref_hint = if prfop<3> == '0' then Prefetch READ else Prefetch WRITE;
integer scale = 1;
integer offset = <u>UInt</u>(imm5);
```

Assembler Symbols

<prfop>

Is the prefetch operation specifier, encoded in "prfop":

prfop	<pre><prfop></prfop></pre>	
0000	PLDL1KEEP	
0001	PLDL1STRM	
0010	PLDL2KEEP	
0011	PLDL2STRM	
0100	PLDL3KEEP	
0101	PLDL3STRM	
x11x	#uimm4	
1000	PSTL1KEEP	
1001	PSTL1STRM	
1010	PSTL2KEEP	
1011	PSTL2STRM	
1100	PSTL3KEEP	
1101	PSTL3STRM	

<Pg>

Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<Zn>

Is the name of the base scalable vector register, encoded in the "Zn" field.

<imm>

Is the optional unsigned immediate byte offset, a multiple of 2 in the range 0 to 62, defaulting to 0, encoded in the "imm5" field.

Operation

```
CheckNonStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(PL) mask = P[g, PL];
bits(VL) base;

if AnyActiveElement(mask, esize) then
   base = Z[n, VL];

for e = 0 to elements-1
   if ActivePredicateElement(mask, e, esize) then
        bits(64) addr = ZeroExtend(Elem[base, e, esize], 64) + (offset < Hint_Prefetch(addr, pref_hint, level, stream);</pre>
```

Sh

Pseu

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.