# MSMON\_CFG\_MBWU\_CTL, MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register

The MSMON CFG MBWU CTL characteristics are:

#### **Purpose**

Controls the MBWU monitor selected by MSMON CFG MON SEL.

MSMON\_CFG\_MBWU\_CTL\_s controls the Secure memory bandwidth usage monitor instance selected by the Secure instance of <a href="MSMON\_CFG\_MON\_SEL">MSMON\_CFG\_MBWU\_CTL\_ns</a> controls Nonsecure memory bandwidth usage monitor instance selected by the Nonsecure instance of <a href="MSMON\_CFG\_MON\_SEL">MSMON\_CFG\_MON\_SEL</a>.

MSMON\_CFG\_MBWU\_CTL\_rt controls the monitor configuration for the Root PARTID selected by the Root instance of MSMON\_CFG\_MON\_SEL. MSMON\_CFG\_MBWU\_CTL\_rl controls the monitor configuration for the Realm PARTID selected by the Realm instance of MSMON\_CFG\_MON\_SEL.

If <u>MPAMF\_IDR</u>.HAS\_RIS is 1, the monitor instance configuration accessed is for the resource instance currently selected by <u>MSMON\_CFG\_MON\_SEL</u>.RIS and the monitor instance of that resource instance selected by <u>MSMON\_CFG\_MON\_SEL</u>.MON\_SEL.

#### Configuration

This register is present only when FEAT\_MPAM is implemented, MPAMF\_IDR.HAS\_MSMON == 1 and MPAMF\_MSMON\_IDR.MSMON\_MBWU == 1. Otherwise, direct accesses to MSMON\_CFG\_MBWU\_CTL are res0.

The power and reset domain of each MSC component is specific to that component.

#### **Attributes**

MSMON CFG MBWU CTL is a 32-bit register.

#### Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 ENCAPT EVNTCAPT RESETOFLOW STATUSOFLOW INTROFLOW FRZOFLOW CAPTSUBTYPESCLENC

#### **EN, bit [31]**

Enabled.

EN	Meaning
0b0	The monitor instance is disabled
	and must not collect any
	information.
0b1	The monitor instance is enabled to
	collect information according to the
	configuration of the instance.

#### CAPT\_EVNT, bits [30:28]

Capture event selector.

When the selected capture event occurs, <u>MSMON\_MBWU</u> of the monitor instance is copied to <u>MSMON\_MBWU\_CAPTURE</u> of the same instance. If the long counter is also implemented, <u>MSMON\_MBWU\_L</u> is also copied to <u>MSMON\_MBWU\_L\_CAPTURE</u>.

Select the event that triggers capture from the following:

CAPT_EVNT	Meaning
0b000	No capture event is
	triggered.
0b001	External capture event 1
	(optional, but
	recommended)
0b010	External capture event 2
	(optional)
0b011	External capture event 3
	(optional)
0b100	External capture event 4
	(optional)
0b101	External capture event 5
	(optional)
0b110	External capture event 6
	(optional)
0b111	Capture occurs when a
	MSMON_CAPT_EVNT
	register in this MSC is
	written and causes a
	capture event for the
	Security state of this
	monitor. (optional)

The values marked as optional indicate capture event sources that can be omitted in an implementation. Those values representing non-implemented event sources must not trigger a capture event.

When MPAMF\_MBWUMON\_IDR.HAS\_CAPTURE == 0, access to this field is **RAZ/WI**.

#### CAPT\_RESET, bit [27]

Reset MSMON MBWU.VALUE after capture.

Controls whether the VALUE field of the monitor instance is reset to zero immediately after being copied to the corresponding capture register.

CAPT_RESET	Meaning
0b0	MSMON_MBWU.VALUE
	field of the monitor
	instance is not reset on
	capture.
0b1	MSMON MBWU.VALUE
	field of the monitor
	instance is reset on
	capture.

This control bit affects both <u>MSMON\_MBWU</u> and <u>MSMON\_MBWU\_L</u> in implementations that include <u>MSMON\_MBWU\_L</u>.

When MPAMF\_MBWUMON\_IDR.HAS\_CAPTURE == 0, access to this field is **RAZ/WI**.

#### **OFLOW STATUS, bit [26]**

Overflow status.

Indicates whether the value of MSMON MBWU has overflowed.

OFLOW_STATUS	Meaning
0b0	MSMON_MBWU.VALUE
	has not overflowed.
0b1	MSMON MBWU.VALUE
	has overflowed at least
	once since this bit was
	last written to zero.

Overflow status for <u>MSMON\_MBWU\_L</u>.VALUE is reported in <u>MSMON\_CFG\_MBWU\_CTL</u>.OFLOW\_STATUS\_L.

If <u>MPAMF\_MBWUMON\_IDR</u>.HAS\_CEVNT\_OFLW is 1 or <u>MPAMF\_MBWUMON\_IDR</u>.HAS\_OFLOW\_LNKG is 1, then a store to <u>MSMON\_MBWU</u> when this field is 1 resets this field to 0.

#### OFLOW\_INTR, bit [25]

Enable interrupt on overflow of MSMON MBWU.VALUE.

OFLOW_INTR	Meaning
0b0	No interrupt is signaled on
	an overflow of
	MSMON_MBWU.VALUE.
0b1	An implementation-
	specific interrupt is
	signaled on an overflow of
	<u>MSMON_MBWU</u> .VALUE.

Interrupt enable for overflow of <u>MSMON\_MBWU\_L</u>.VALUE is controlled by MSMON\_CFG\_MBWU\_CTL.OFLOW\_INTR\_L.

When MSMON\_CFG\_MBWU\_CTL.OFLOW\_INTR == 0, access to this field is **RAZ/WI**.

#### OFLOW FRZ, bit [24]

Freeze monitor instance on overflow.

Controls whether <u>MSMON\_MBWU</u>.VALUE field of the monitor instance freezes on an overflow.

OFLOW_FRZ	Meaning
0b0	MSMON_MBWU.VALUE
	field of the monitor
	instance wraps on
	overflow.
0b1	MSMON MBWU.VALUE
	field of the monitor
	instance freezes on
	overflow. If the
	increment that caused
	the overflow was 1, the
	frozen value is the post-
	increment value of 0. If
	the increment that
	caused the overflow was
	larger than 1, the frozen
	value of the monitor
	might be 0 or a larger
	value less than the final
	increment.

When a <u>MSMON\_MBWU</u>.VALUE of a monitor instance is frozen it does not change until <u>MSMON\_CSU</u> register for that instance has been written. If the monitor implements both <u>MSMON\_MBWU</u> and <u>MSMON\_MBWU\_L</u> registers, both are frozen. A write to a frozen register unfreezes the count for just that register.

This control bit affects both  $\underline{MSMON\_MBWU}$  and  $\underline{MSMON\_MBWU\_L}$  in implementations that include  $\underline{MSMON\_MBWU\_L}$ .

#### OFLOW CAPT, bit [23]

When (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented) and MPAMF MBWUMON IDR.HAS OFLOW CAPT == 1:

Capture Monitor on Overflow.

OFLOW_CAPT	Meaning
0b0	Monitor register MSMON_MBWU is not
	captured on an overflow or when affected
	by an overflow linkage event.
0b1	Monitor register MSMON MBWU is
	captured and the <u>MSMON MBWU</u> .
	{NRDY, VALUE} fields are copied to the
	monitor instance's
	MSMON_MBWU_CAPTURE register on
	an overflow or when affected by an
	overflow linkage event. The monitor
	instance treats an overflow of this
	monitor instance as a private capture
	event. If
	MSMON_CFG_MBWU_CTL.CEVNT_OFLW
	is 1, this monitor instance also treats an
	overflow linkage event as a capture event.
	If OFLOW_FRZ is 1, the monitor does not
	continue to count after the overflow or
	overflow linkage event. If CAPT_RESET is
	1, the monitor instance resets to 0.

This bit does not control whether MSMON\_MBWU\_L is captured on an overflow or overflow linkage event. See MSMON\_CFG\_MBWU\_CTL.OFLOW\_CAPT\_L.

#### Otherwise:

Reserved, res0.

#### SUBTYPE, bits [22:20]

Subtype. Type of bandwidth counted by this monitor.

This field is not currently used for MBWU monitors, but reserved for future use.

This field is RAZ/WI.

#### SCLEN, bit [19]

MSMON MBWU.VALUE Scaling Enable.

Enables scaling of <u>MSMON\_MBWU</u>.VALUE by <u>MPAMF\_MBWUMON\_IDR</u>.SCALE.

SCLEN	Meaning
0b0	MSMON_MBWU.VALUE has bytes
	counted by the monitor instance.
0b1	MSMON MBWU.VALUE has bytes
	counted by the monitor instance,
	shifted right by
	MPAMF_MBWUMON_IDR.SCALE.

# CEVNT\_OFLW, bit [18] When (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented) and MPAMF\_MBWUMON\_IDR.HAS\_CEVNT\_OFLW == 1:

Capture Event performs overflow behavior.

CEVNT_OFLW	Meaning
0b0	On a capture event matching the CAPT_EVNT field the capture behaviors are performed. The NRDY and VALUE fields are transferred to the monitor instance's capture register.
0b1	On a capture event matching the CAPT_EVNT field the monitor instance treats a capture event as an overflow and the overflow behaviors are performed. The behavior is controlled by the MSMON_CFG_MBWU_CTL. {OFLOW_FRZ, OFLOW_CAPT, OFLOW_CAPT_L, CAPT_RESET} fields. The MSMON_CFG_MBWU_CTL. {OFLOW_STATUS, OFLOW_STATUS, OFLOW_STATUS_L} fields are set for this monitor instance.

#### Otherwise:

Reserved, res0.

#### MATCH\_PMG, bit [17]

Match PMG.

Controls whether the monitor instance only counts data transferred with PMG matching <u>MSMON CFG MBWU FLT</u>.PMG.

MATCH_PMG	Meaning
0d0	The monitor instance counts data
	transferred with any PMG value.
0b1	The monitor instance only counts data
	transferred with the PMG value matching
	MSMON_CFG_MBWU_FLT.PMG.

#### MATCH\_PARTID, bit [16]

Match PARTID.

Controls whether the monitor instance counts only data transferred with PARTID matching MSMON CFG MBWU FLT.PARTID.

MATCH_PARTID	Meaning
0b0	The monitor instance counts data transferred with any PARTID value.
0b1	The monitor instance only counts data
	transferred with the PARTID value matching <u>MSMON_CFG_MBWU_FLT</u> .PARTID.

## OFLOW\_STATUS\_L, bit [15] When FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented:

Overflow Status of <u>MSMON\_MBWU\_L</u>.VALUE of the monitor instance.

Indicates whether MSMON MBWU L.VALUE has overflowed.

OFLOW_STATUS_L	Meaning
0b0	MSMON_MBWU_L.VALUE
	has not overflowed.
0b1	MSMON_MBWU_L.VALUE
	has overflowed at least
	once since this bit was
	last written to zero.

If MPAMF MBWUMON IDR.HAS LONG == 0, this bit is res0.

Overflow status of <u>MSMON\_MBWU</u>.VALUE is reported in MSMON\_CFG\_MBWU\_CTL.OFLOW\_STATUS.

If <u>MPAMF\_MBWUMON\_IDR</u>.HAS\_CEVNT\_OFLW is 1 or <u>MPAMF\_MBWUMON\_IDR</u>.HAS\_OFLOW\_LNKG is 1, then a store to <u>MSMON\_MBWU\_L</u> when this field is 1 resets this field to 0.

#### Otherwise:

Reserved, res0.

#### OFLOW INTR L, bit [14]

When (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented) and MPAMF MBWUMON IDR.HAS LONG == 1:

Overflow Interrupt for MSMON MBWU L.

Controls whether an MPAM overflow interrupt is generated when MSMON MBWU L.VALUE overflows.

OFLOW_INTR_L	Meaning
060	No interrupt is signaled on an overflow of
	MSMON_MBWU_L.VALUE.
0b1	An implementation-specific
	interrupt is signaled on
	overflow of
	MSMON_MBWU_L.VALUE.

When  $MSMON\_CFG\_MBWU\_CTL.OFLOW\_INTR\_L == 0$ , access to this field is RAZ/WI.

#### Otherwise:

Reserved, res0.

#### OFLOW CAPT L, bit [13]

When (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented), MPAMF\_MBWUMON\_IDR.HAS\_LONG == 1 and MPAMF\_MBWUMON\_IDR.HAS\_OFLOW\_CAPT == 1:

Capture Long Monitor on Overflow.

Controls whether <u>MSMON\_MBWU\_L</u> is copied to <u>MSMON\_MBWU\_L\_CAPTURE</u> on an overflow or an overflow linkage event.

OFLOW_CAPT_L	Meaning
0b0	Monitor register
	MSMON MBWU L is not
	captured on an overflow
	or when affected by an
	overflow linkage event.

0b1	Monitor register  MSMON_MBWU_L is captured on an overflow or when affected by an overflow linkage event. If OFLOW_FRZ is 1, the monitor does not continue to count after the overflow or overflow linkage event. If CAPT_RESET is 1, the monitor instance resets to 0.
-----	--

If this bit is 1, this monitor instance treats an overflow of this monitor instance as a private capture event.

If this bit is 1, this monitor instance also treats overflow linkage events for which it qualifies as a private capture event.

#### Otherwise:

Reserved, res0.

#### Bits [12:11]

Reserved, res0.

#### OFLOW LNKG, bits [10:8]

When (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented) and MPAMF MBWUMON IDR.HAS OFLOW LNKG == 1:

Overflow linkage event.

Controls signaling of a capture event on overflow of this monitor instance.

Meaning
Overflow of the
monitor instance only affects this monitor
instance.
Overflow of this
monitor instance
signals Capture Event
1.
Overflow of this
monitor instance_
signals Capture Event
2.

0b011	Overflow of this monitor instance signals Capture Event 3.	
0b100	Overflow of this monitor instance signals Capture Event 4.	
0b101	Overflow of this monitor instance signals Capture Event 5.	
0b110	Overflow of this monitor instance signals Capture Event 6.	
0b111	Reserved.	

#### Otherwise:

Reserved, res0.

#### **TYPE, bits [7:0]**

Monitor Type Code. The MBWU monitor is TYPE = 0x42.

TYPE is a read-only constant indicating the type of the monitor.

Reads as 0x42.

Access to this field is **RO**.

#### Accessing MSMON\_CFG\_MBWU\_CTL

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MSMON\_CFG\_MBWU\_CTL\_s must only be accessible from the Secure MPAM feature page.
- MSMON\_CFG\_MBWU\_CTL\_ns must only be accessible from the Non-secure MPAM feature page.
- MSMON\_CFG\_MBWU\_CTL\_rt must only be accessible from the Root MPAM feature page.
- MSMON\_CFG\_MBWU\_CTL\_rl must only be accessible from the Realm MPAM feature page.

MSMON\_CFG\_MBWU\_CTL\_s, MSMON\_CFG\_MBWU\_CTL\_ns, MSMON\_CFG\_MBWU\_CTL\_rt, and MSMON\_CFG\_MBWU\_CTL\_rl must be separate registers:

- The Secure instance (MSMON\_CFG\_MBWU\_CTL\_s) accesses the memory bandwidth usage monitor controls used for Secure PARTIDs.
- The Non-secure instance (MSMON\_CFG\_MBWU\_CTL\_ns) accesses the memory bandwidth usage monitor controls used for Non-secure PARTIDs.
- The Root instance (MSMON\_CFG\_MBWU\_CTL\_rt) accesses the memory bandwidth usage monitor controls used for Root PARTIDs.
- The Realm instance (MSMON\_CFG\_MBWU\_CTL\_rl) accesses the memory bandwidth usage monitor controls used for Realm PARTIDs.

When RIS is implemented, loads and stores to MSMON\_CFG\_MBWU\_CTL access the monitor configuration settings for the bandwidth resource instance selected by MSMON\_CFG\_MON\_SEL.RIS and the memory bandwidth usage monitor instance selected by MSMON\_CFG\_MON\_SEL.MON\_SEL.

When RIS is not implemented, loads and stores to MSMON\_CFG\_MBWU\_CTL access the monitor configuration settings for the memory bandwidth usage monitor instance selected by MSMON\_CFG\_MON\_SEL.MON\_SEL.

### MSMON\_CFG\_MBWU\_CTL can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x0828	MSMON_CFG_MBWU_CTL_s

Accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x0828	MSMON_CFG_MBWU_CTL_ns

Accesses on this interface are RW.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x0828	MSMON_CFG_MBWU_CTL_rt

When FEAT RME is implemented, accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x0828	MSMON_CFG_MBWU_CTL_rl

When FEAT RME is implemented, accesses on this interface are RW.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.