AArch64 **Instructions**

Index by Encoding

External Registers

GICR IGRPMODR<n>E, Interrupt Group Modifier Registers, n = 1 - 2

The GICR IGRPMODR<n>E characteristics are:

Purpose

When GICD CTLR.DS==0, this register together with the GICR IGROUPR<n>E registers, controls whether the corresponding interrupt is in:

- Secure Group 0.
- Non-secure Group 1.
- When System register access is enabled, Secure Group 1.

Configuration

This register is present only when FEAT GICv3p1 is implemented. Otherwise, direct accesses to GICR IGRPMODR<n>E are res0.

When GICD CTLR.DS==0, this register is Secure.

A copy of this register is provided for each Redistributor.

Attributes

GICR IGRPMODR<n>E is a 32-bit register.

Field descriptions

30

Group modifier bit31 Group modifier bit30 Group modifier bit29 Group modifier bit28 Group modifier bit29 Group modifier bit20 Group mod

Group modifier bit<x>, bit [x], for x = 31 to 0

Group modifier bit. In implementations where affinity routing is enabled for the Security state of an interrupt, the bit that corresponds to the interrupt is concatenated with the equivalent bit in GICR IGROUPR<n>E to form a 2-bit field that defines an interrupt group:

Group modifier bit	Group status bit	Definition	Short name
0d0	0d0	Secure Group 0	G0S
0d0	0b1	Non- secure Group 1	G1NS
0b1	0b0	Secure Group 1	G1S
0b1	0b1	Reserved, treated as Non- secure Group 1	-

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

For INTID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICR_IGRPMODR<n>E number, n, is given by n = (m-1024) DIV 32.
- The offset of the required GICR IGRPMODR<n>E is (0xD00 + (4*n)).
- The bit number of the required group modifier bit in this register is (m-1024) MOD 32.

Accessing GICR_IGRPMODR<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICR_IGRPMODR<n>E, the corresponding bit is res0.

When <u>GICD_CTLR</u>.DS==0, the register is RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

GICR_IGRPMODR<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Redistributor	SGI_base	0x0D00 + (4 *	GICR_IGRPMODR <n>E</n>
		n)	

Accesses on this interface are RW.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.