FMLS (vector)

Floating-point fused Multiply-Subtract from accumulator (vector). This instruction multiplies corresponding floating-point values in the vectors in the two source SIMD&FP registers, negates the product, adds the result to the corresponding vector element of the destination SIMD&FP register, and writes the result to the destination SIMD&FP register.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see Floating-point exception traps.

Depending on the settings in the CPACR EL1, CPTR EL2, and CPTR EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: Half-precision and Single-precision and double-precision

Half-precision (FEAT_FP16)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |0|Q|0|0 1 1 1 0|1|1 0| Rm 0 0 0 0 1 1 Rn

```
FMLS <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
```

```
if !IsFeatureImplemented(FEAT_FP16) then UNDEFINED;
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
constant integer esize = 16;
constant integer datasize = 64 << <u>UInt(Q);</u>
integer elements = datasize DIV esize;
boolean sub_op = (a == '1');
```

Single-precision and double-precision

```
31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0
0 Q 0 0 1 1 1 0 1 sz 1
                                      Rm
                                               1 1 0 0 1 1
                                                                        Rn
                                                                                       Rd
                        op
```

```
FMLS <Vd>. <T>, <Vn>. <T>, <Vm>. <T>
```

```
integer d = <u>UInt</u>(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then UNDEFINED;
constant integer esize = 32 << UInt(sz);</pre>
```

```
constant integer datasize = 64 << UInt(Q);
integer elements = datasize DIV esize;
boolean sub_op = (op == '1');
```

Assembler Symbols

<Vd>

Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T>

For the half-precision variant: is an arrangement specifier, encoded in "O":

Q	<t></t>
0	4 H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

SZ	Q	<t></t>
0	0	2S
0	1	4 S
1	0	RESERVED
1	1	2D

<Vn>

Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm>

Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

<u>Instructions</u>

<u>Instructions</u>

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = V[n, datasize];
bits(datasize) operand2 = \underline{\underline{V}}[m, datasize];
bits(datasize) operand3 = \frac{\nabla}{\nabla}[d, datasize];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
for e = 0 to elements-1
    element1 = <u>Elem</u>[operand1, e, esize];
    element2 = Elem[operand2, e, esize];
    if sub_op then element1 = FPNeq(element1);
    Elem[result, e, esize] = FPMulAdd(Elem[operand3, e, esize], element
V[d, datasize] = result;
               SIMD&FP
                                  SVE
                                                 SME
                                                               Index by
  Base
```

<u>Instructions</u>

Sh

<u>Pseu</u>

Encoding

<u>Instructions</u>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56 Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.