## **External registers**

**AMCFGR**: Activity Monitors Configuration Register

**AMCGCR**: Activity Monitors Counter Group Configuration Register

**AMCIDRO**: Activity Monitors Component Identification Register 0

**AMCIDR1**: Activity Monitors Component Identification Register 1

**AMCIDR2**: Activity Monitors Component Identification Register 2

**AMCIDR3**: Activity Monitors Component Identification Register 3

**AMCNTENCLRO**: Activity Monitors Count Enable Clear Register 0

**AMCNTENCLR1**: Activity Monitors Count Enable Clear Register 1

**AMCNTENSETO:** Activity Monitors Count Enable Set Register 0

**AMCNTENSET1**: Activity Monitors Count Enable Set Register 1

**AMCR**: Activity Monitors Control Register

AMDEVAFFO: Activity Monitors Device Affinity Register 0

**AMDEVAFF1**: Activity Monitors Device Affinity Register 1

**AMDEVARCH**: Activity Monitors Device Architecture Register

**AMDEVTYPE**: Activity Monitors Device Type Register

<u>AMEVCNTR0<n></u>: Activity Monitors Event Counter Registers 0

<u>AMEVCNTR1<n></u>: Activity Monitors Event Counter Registers 1

<u>AMEVTYPER0<n></u>: Activity Monitors Event Type Registers 0

AMEVTYPER1<n>: Activity Monitors Event Type Registers 1

**AMIIDR**: Activity Monitors Implementation Identification Register

AMPIDRO: Activity Monitors Peripheral Identification Register 0

**AMPIDR1**: Activity Monitors Peripheral Identification Register 1

<u>AMPIDR2</u>: Activity Monitors Peripheral Identification Register 2

**AMPIDR3**: Activity Monitors Peripheral Identification Register 3

```
AMPIDR4: Activity Monitors Peripheral Identification Register 4
ASICCTL: CTI External Multiplexer Control register
CNTACR<n>: Counter-timer Access Control Registers
CNTCR: Counter Control Register
CNTCV: Counter Count Value register
CNTELOACR: Counter-timer ELO Access Control Register
CNTFIDO: Counter Frequency ID
CNTFID<n>: Counter Frequency IDs, n > 0
CNTFRQ: Counter-timer Frequency
CNTID: Counter Identification Register
CNTNSAR: Counter-timer Non-secure Access Register
CNTPCT: Counter-timer Physical Count
CNTP CTL: Counter-timer Physical Timer Control
CNTP CVAL: Counter-timer Physical Timer CompareValue
CNTP TVAL: Counter-timer Physical Timer TimerValue
CNTSCR: Counter Scale Register
CNTSR: Counter Status Register
CNTTIDR: Counter-timer Timer ID Register
CNTVCT: Counter-timer Virtual Count
CNTVOFF: Counter-timer Virtual Offset
CNTVOFF<n>: Counter-timer Virtual Offsets
CNTV CTL: Counter-timer Virtual Timer Control
CNTV CVAL: Counter-timer Virtual Timer CompareValue
CNTV TVAL: Counter-timer Virtual Timer TimerValue
CounterID<n>: Counter ID registers
CTIAPPCLEAR: CTI Application Trigger Clear register
CTIAPPPULSE: CTI Application Pulse register
```

**CTIAPPSET**: CTI Application Trigger Set register

```
CTIAUTHSTATUS: CTI Authentication Status register
CTICHINSTATUS: CTI Channel In Status register
CTICHOUTSTATUS: CTI Channel Out Status register
CTICIDRO: CTI Component Identification Register 0
CTICIDR1: CTI Component Identification Register 1
CTICIDR2: CTI Component Identification Register 2
CTICIDR3: CTI Component Identification Register 3
CTICLAIMCLR: CTI CLAIM Tag Clear register
CTICLAIMSET: CTI CLAIM Tag Set register
CTICONTROL: CTI Control register
CTIDEVAFFO: CTI Device Affinity register 0
CTIDEVAFF1: CTI Device Affinity register 1
CTIDEVARCH: CTI Device Architecture register
CTIDEVCTL: CTI Device Control register
CTIDEVID: CTI Device ID register 0
CTIDEVID1: CTI Device ID register 1
CTIDEVID2: CTI Device ID register 2
CTIDEVTYPE: CTI Device Type register
CTIGATE: CTI Channel Gate Enable register
CTIINEN<n>: CTI Input Trigger to Output Channel Enable registers
CTIINTACK: CTI Output Trigger Acknowledge register
CTIITCTRL: CTI Integration mode Control register
CTILAR: CTI Lock Access Register
CTILSR: CTI Lock Status Register
CTIOUTEN<n>: CTI Input Channel to Output Trigger Enable registers
CTIPIDRO: CTI Peripheral Identification Register 0
CTIPIDR1: CTI Peripheral Identification Register 1
CTIPIDR2: CTI Peripheral Identification Register 2
```

```
CTIPIDR3: CTI Peripheral Identification Register 3
CTIPIDR4: CTI Peripheral Identification Register 4
CTITRIGINSTATUS: CTI Trigger In Status register
CTITRIGOUTSTATUS: CTI Trigger Out Status register
DBGAUTHSTATUS EL1: Debug Authentication Status Register
DBGBCR<n> EL1: Debug Breakpoint Control Registers
DBGBVR<n> EL1: Debug Breakpoint Value Registers
DBGCLAIMCLR EL1: Debug CLAIM Tag Clear Register
DBGCLAIMSET EL1: Debug CLAIM Tag Set Register
DBGDTRRX ELO: Debug Data Transfer Register, Receive
DBGDTRTX ELO: Debug Data Transfer Register, Transmit
DBGWCR<n> EL1: Debug Watchpoint Control Registers
DBGWVR<n> EL1: Debug Watchpoint Value Registers
EDAA32PFR: External Debug Auxiliary Processor Feature Register
EDACR: External Debug Auxiliary Control Register
EDCIDRO: External Debug Component Identification Register 0
EDCIDR1: External Debug Component Identification Register 1
EDCIDR2: External Debug Component Identification Register 2
EDCIDR3: External Debug Component Identification Register 3
EDCIDSR: External Debug Context ID Sample Register
EDDEVAFFO: External Debug Device Affinity register 0
EDDEVAFF1: External Debug Device Affinity register 1
EDDEVARCH: External Debug Device Architecture register
EDDEVID: External Debug Device ID register 0
EDDEVID1: External Debug Device ID register 1
EDDEVID2: External Debug Device ID register 2
EDDEVTYPE: External Debug Device Type register
EDDFR: External Debug Feature Register
```

```
EDDFR1: External Debug Feature Register 1
EDECCR: External Debug Exception Catch Control Register
EDECR: External Debug Execution Control Register
EDESR: External Debug Event Status Register
EDHSR: External Debug Halting Syndrome Register
EDITCTRL: External Debug Integration mode Control register
EDITR: External Debug Instruction Transfer Register
EDLAR: External Debug Lock Access Register
EDLSR: External Debug Lock Status Register
EDPCSR: External Debug Program Counter Sample Register
EDPFR: External Debug Processor Feature Register
EDPIDRO: External Debug Peripheral Identification Register 0
EDPIDR1: External Debug Peripheral Identification Register 1
EDPIDR2: External Debug Peripheral Identification Register 2
EDPIDR3: External Debug Peripheral Identification Register 3
EDPIDR4: External Debug Peripheral Identification Register 4
EDPRCR: External Debug Power/Reset Control Register
EDPRSR: External Debug Processor Status Register
EDRCR: External Debug Reserve Control Register
EDSCR: External Debug Status and Control Register
EDSCR2: External Debug Status and Control Register 2
EDVIDSR: External Debug Virtual Context Sample Register
EDWAR: External Debug Watchpoint Address Register
ERR<n>ADDR: Error Record <n> Address Register
ERR<n>CTLR: Error Record <n> Control Register
<u>ERR<n>FR</u>: Error Record <n> Feature Register
ERR<n>MISC0: Error Record <n> Miscellaneous Register 0
ERR<n>MISC1: Error Record <n> Miscellaneous Register 1
```

```
ERR<n>MISC2: Error Record <n> Miscellaneous Register 2
ERR<n>MISC3: Error Record <n> Miscellaneous Register 3
ERR<n>PFGCDN: Error Record <n> Pseudo-fault Generation
Countdown Register
ERR<n>PFGCTL: Error Record <n> Pseudo-fault Generation Control
Register
ERR<n>PFGF: Error Record <n> Pseudo-fault Generation Feature
Register
ERR<n>STATUS: Error Record <n> Primary Status Register
ERRACR: Access Configuration Register
ERRCIDRO: Component Identification Register 0
ERRCIDR1: Component Identification Register 1
ERRCIDR2: Component Identification Register 2
ERRCIDR3: Component Identification Register 3
ERRCRICRO: Critical Error Interrupt Configuration Register 0
ERRCRICR1: Critical Error Interrupt Configuration Register 1
ERRCRICR2: Critical Error Interrupt Configuration Register 2
ERRDEVAFF: Device Affinity Register
ERRDEVARCH: Device Architecture Register
ERRDEVID: Device Configuration Register
ERRERICRO: Error Recovery Interrupt Configuration Register 0
ERRERICR1: Error Recovery Interrupt Configuration Register 1
ERRERICR2: Error Recovery Interrupt Configuration Register 2
ERRFHICRO: Fault Handling Interrupt Configuration Register 0
ERRFHICR1: Fault Handling Interrupt Configuration Register 1
ERRFHICR2: Fault Handling Interrupt Configuration Register 2
ERRGSR: Error Group Status Register
ERRIIDR: Implementation Identification Register
ERRIMPDEF<n>: IMPLEMENTATION DEFINED Register <n>
```

```
ERRIROCR<n>: Generic Error Interrupt Configuration Register <n>
ERRIROSR: Error Interrupt Status Register
ERRPIDRO: Peripheral Identification Register 0
ERRPIDR1: Peripheral Identification Register 1
ERRPIDR2: Peripheral Identification Register 2
ERRPIDR3: Peripheral Identification Register 3
ERRPIDR4: Peripheral Identification Register 4
GICC ABPR: CPU Interface Aliased Binary Point Register
GICC AEOIR: CPU Interface Aliased End Of Interrupt Register
GICC AHPPIR: CPU Interface Aliased Highest Priority Pending Interrupt
Register
GICC AIAR: CPU Interface Aliased Interrupt Acknowledge Register
GICC APR<n>: CPU Interface Active Priorities Registers
GICC BPR: CPU Interface Binary Point Register
GICC CTLR: CPU Interface Control Register
GICC DIR: CPU Interface Deactivate Interrupt Register
GICC EOIR: CPU Interface End Of Interrupt Register
GICC HPPIR: CPU Interface Highest Priority Pending Interrupt Register
GICC IAR: CPU Interface Interrupt Acknowledge Register
GICC IIDR: CPU Interface Identification Register
GICC NSAPR<n>: CPU Interface Non-secure Active Priorities Registers
GICC PMR: CPU Interface Priority Mask Register
GICC RPR: CPU Interface Running Priority Register
GICC STATUSR: CPU Interface Status Register
GICD CLRSPI NSR: Clear Non-secure SPI Pending Register
GICD CLRSPI SR: Clear Secure SPI Pending Register
<u>GICD CPENDSGIR<n></u>: SGI Clear-Pending Registers
GICD CTLR: Distributor Control Register
<u>GICD ICACTIVER<n></u>: Interrupt Clear-Active Registers
```

```
GICD ICACTIVER<n>E: Interrupt Clear-Active Registers (extended SPI
range)
GICD ICENABLER<n>: Interrupt Clear-Enable Registers
GICD ICENABLER<n>E: Interrupt Clear-Enable Registers
<u>GICD ICFGR<n></u>: Interrupt Configuration Registers
GICD ICFGR<n>E: Interrupt Configuration Registers (Extended SPI
Range)
GICD ICPENDR<n>: Interrupt Clear-Pending Registers
GICD ICPENDR<n>E: Interrupt Clear-Pending Registers (extended SPI
range)
GICD IGROUPR<n>: Interrupt Group Registers
GICD IGROUPR<n>E: Interrupt Group Registers (extended SPI range)
GICD IGRPMODR<n>: Interrupt Group Modifier Registers
GICD IGRPMODR<n>E: Interrupt Group Modifier Registers (extended
SPI range)
GICD IIDR: Distributor Implementer Identification Register
GICD INMIR<n>: Non-maskable Interrupt Registers, x = 0 to 31
GICD INMIR<n>E: Non-maskable Interrupt Registers for Extended
SPIs, x = 0 to 31
GICD IPRIORITYR<n>: Interrupt Priority Registers
GICD IPRIORITYR<n>E: Holds the priority of the corresponding
interrupt for each extended SPI supported by the GIC.
GICD IROUTER<n>: Interrupt Routing Registers
GICD IROUTER<n>E: Interrupt Routing Registers (Extended SPI
Range)
GICD ISACTIVER<n>: Interrupt Set-Active Registers
GICD ISACTIVER<n>E: Interrupt Set-Active Registers (extended SPI
range)
<u>GICD ISENABLER<n></u>: Interrupt Set-Enable Registers
GICD ISENABLER<n>E: Interrupt Set-Enable Registers
<u>GICD ISPENDR<n></u>: Interrupt Set-Pending Registers
```

```
GICD ISPENDR<n>E: Interrupt Set-Pending Registers (extended SPI
range)
GICD ITARGETSR<n>: Interrupt Processor Targets Registers
GICD NSACR<n>: Non-secure Access Control Registers
GICD NSACR<n>E: Non-secure Access Control Registers
GICD SETSPI NSR: Set Non-secure SPI Pending Register
GICD SETSPI SR: Set Secure SPI Pending Register
GICD SGIR: Software Generated Interrupt Register
GICD SPENDSGIR<n>: SGI Set-Pending Registers
GICD STATUSR: Error Reporting Status Register
GICD TYPER: Interrupt Controller Type Register
GICD TYPER2: Interrupt Controller Type Register 2
GICH APR<n>: Active Priorities Registers
GICH EISR: End Interrupt Status Register
GICH ELRSR: Empty List Register Status Register
GICH HCR: Hypervisor Control Register
GICH LR<n>: List Registers
GICH MISR: Maintenance Interrupt Status Register
GICH VMCR: Virtual Machine Control Register
GICH VTR: Virtual Type Register
GICM CLRSPI NSR: Clear Non-secure SPI Pending Register
GICM_CLRSPI_SR: Clear Secure SPI Pending Register
GICM IIDR: Distributor Implementer Identification Register
GICM SETSPI NSR: Set Non-secure SPI Pending Register
GICM SETSPI SR: Set Secure SPI Pending Register
GICM TYPER: Distributor MSI Type Register
GICR CLRLPIR: Clear LPI Pending Register
GICR CTLR: Redistributor Control Register
GICR ICACTIVERO: Interrupt Clear-Active Register 0
```

```
GICR ICACTIVER<n>E: Interrupt Clear-Active Registers
GICR ICENABLERO: Interrupt Clear-Enable Register 0
GICR ICENABLER<n>E: Interrupt Clear-Enable Registers
GICR ICFGRO: Interrupt Configuration Register 0
GICR ICFGR1: Interrupt Configuration Register 1
GICR ICFGR<n>E: Interrupt configuration registers
GICR ICPENDRO: Interrupt Clear-Pending Register 0
GICR ICPENDR<n>E: Interrupt Clear-Pending Registers
GICR IGROUPRO: Interrupt Group Register 0
GICR IGROUPR<n>E: Interrupt Group Registers
GICR IGRPMODRO: Interrupt Group Modifier Register 0
GICR IGRPMODR<n>E: Interrupt Group Modifier Registers
GICR IIDR: Redistributor Implementer Identification Register
GICR INMIRO: Non-maskable Interrupt Register for PPIs.
GICR INMIR<n>E: Non-maskable Interrupt Registers for Extended
PPIs, x = 1 to 2.
GICR INVALLR: Redistributor Invalidate All Register
GICR INVLPIR: Redistributor Invalidate LPI Register
GICR IPRIORITYR<n>: Interrupt Priority Registers
GICR IPRIORITYR<n>E: Interrupt Priority Registers (extended PPI
range)
GICR ISACTIVERO: Interrupt Set-Active Register 0
GICR ISACTIVER<n>E: Interrupt Set-Active Registers
GICR ISENABLERO: Interrupt Set-Enable Register 0
GICR ISENABLER<n>E: Interrupt Set-Enable Registers
GICR ISPENDRO: Interrupt Set-Pending Register 0
GICR ISPENDR<n>E: Interrupt Set-Pending Registers
GICR MPAMIDR: Report maximum PARTID and PMG Register
GICR NSACR: Non-secure Access Control Register
```

```
GICR PARTIDR: Set PARTID and PMG Register
```

<u>GICR\_PENDBASER</u>: Redistributor LPI Pending Table Base Address Register

**GICR PROPBASER:** Redistributor Properties Base Address Register

**GICR SETLPIR**: Set LPI Pending Register

**GICR\_STATUSR**: Error Reporting Status Register

**GICR SYNCR:** Redistributor Synchronize Register

**GICR TYPER:** Redistributor Type Register

<u>GICR\_VPENDBASER</u>: Virtual Redistributor LPI Pending Table Base Address Register

<u>GICR\_VPROPBASER</u>: Virtual Redistributor Properties Base Address Register

**GICR VSGIPENDR**: Redistributor virtual SGI pending state register

**GICR VSGIR**: Redistributor virtual SGI pending state request register

**GICR WAKER:** Redistributor Wake Register

**GICV ABPR:** Virtual Machine Aliased Binary Point Register

**GICV AEOIR:** Virtual Machine Aliased End Of Interrupt Register

<u>GICV\_AHPPIR</u>: Virtual Machine Aliased Highest Priority Pending Interrupt Register

GICV AIAR: Virtual Machine Aliased Interrupt Acknowledge Register

GICV APR<n>: Virtual Machine Active Priorities Registers

**GICV BPR**: Virtual Machine Binary Point Register

**GICV CTLR:** Virtual Machine Control Register

**GICV DIR**: Virtual Machine Deactivate Interrupt Register

GICV EOIR: Virtual Machine End Of Interrupt Register

<u>GICV\_HPPIR</u>: Virtual Machine Highest Priority Pending Interrupt Register

**GICV IAR:** Virtual Machine Interrupt Acknowledge Register

GICV IIDR: Virtual Machine CPU Interface Identification Register

GICV PMR: Virtual Machine Priority Mask Register

GICV RPR: Virtual Machine Running Priority Register GICV STATUSR: Virtual Machine Error Reporting Status Register GITS BASER<n>: ITS Translation Table Descriptors **GITS CBASER:** ITS Command Queue Descriptor GITS CREADR: ITS Read Register **GITS CTLR**: ITS Control Register **GITS CWRITER:** ITS Write Register **GITS IIDR: ITS Identification Register GITS MPAMIDR:** Report maximum PARTID and PMG Register **GITS** MPIDR: Report ITS's affinity. **GITS PARTIDR:** Set PARTID and PMG Register **GITS SGIR:** ITS SGI Register GITS STATUSR: ITS Error Reporting Status Register **GITS TRANSLATER**: ITS Translation Register **GITS TYPER**: ITS Type Register **GITS UMSIR:** ITS Unmapped MSI register MIDR EL1: Main ID Register MPAMCFG CASSOC: MPAM Cache Maximum Associativity Partition Configuration Register MPAMCFG CMAX: MPAM Cache Maximum Capacity Partition Configuration Register MPAMCFG CMIN: MPAM Cache Minimum Capacity Partition Configuration Register MPAMCFG CPBM<n>: MPAM Cache Portion Bitmap Partition Configuration Register MPAMCFG DIS: MPAM Partition Configuration Disable Register MPAMCFG EN: MPAM Partition Configuration Enable Register

<u>MPAMCFG\_INTPARTID</u>: MPAM Internal PARTID Narrowing Configuration Register

Register

MPAMCFG EN FLAGS: MPAM Partition Configuration Enable Flags

<u>MPAMCFG\_MBW\_MAX</u>: MPAM Memory Bandwidth Maximum Partition Configuration Register

<u>MPAMCFG\_MBW\_MIN</u>: MPAM Memory Bandwidth Minimum Partition Configuration Register

<u>MPAMCFG\_MBW\_PBM<n></u>: MPAM Bandwidth Portion Bitmap Partition Configuration Register

<u>MPAMCFG\_MBW\_PROP</u>: MPAM Memory Bandwidth Proportional Stride Partition Configuration Register

<u>MPAMCFG\_MBW\_WINWD</u>: MPAM Memory Bandwidth Partitioning Window Width Configuration Register

MPAMCFG\_PART\_SEL: MPAM Partition Configuration Selection Register

MPAMCFG PRI: MPAM Priority Partition Configuration Register

MPAMF AIDR: MPAM Architecture Identification Register

<u>MPAMF\_CCAP\_IDR</u>: MPAM Features Cache Capacity Partitioning ID register

<u>MPAMF\_CPOR\_IDR</u>: MPAM Features Cache Portion Partitioning ID register

<u>MPAMF\_CSUMON\_IDR</u>: MPAM Features Cache Storage Usage Monitoring ID register

MPAMF ECR: MPAM Error Control Register

<u>MPAMF\_ERR\_MSI\_ADDR\_H</u>: MPAM Error MSI High-part Address Register

<u>MPAMF\_ERR\_MSI\_ADDR\_L</u>: MPAM Error MSI Low-part Address Register

<u>MPAMF\_ERR\_MSI\_ATTR</u>: MPAM Error MSI Write Attributes Register

MPAMF ERR MSI DATA: MPAM Error MSI Data Register

<u>MPAMF\_ERR\_MSI\_MPAM</u>: MPAM Error MSI Write MPAM Information Register

<u>MPAMF\_ESR</u>: MPAM Error Status Register

MPAMF\_IDR: MPAM Features Identification Register

MPAMF\_IIDR: MPAM Implementation Identification Register

<u>MPAMF\_IMPL\_IDR</u>: MPAM Implementation-Specific Partitioning Feature Identification Register

<u>MPAMF\_MBWUMON\_IDR</u>: MPAM Features Memory Bandwidth Usage Monitoring ID register

<u>MPAMF\_MBW\_IDR</u>: MPAM Memory Bandwidth Partitioning Identification Register

<u>MPAMF\_MSMON\_IDR</u>: MPAM Resource Monitoring Identification Register

MPAMF\_PARTID\_NRW\_IDR: MPAM PARTID Narrowing ID register

MPAMF\_PRI\_IDR: MPAM Priority Partitioning Identification Register

MPAMF SIDR: MPAM Features Secure Identification Register

MSMON\_CAPT\_EVNT: MPAM Capture Event Generation Register

MSMON\_CFG\_CSU\_CTL: MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register

MSMON\_CFG\_CSU\_FLT: MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register

<u>MSMON\_CFG\_MBWU\_CTL</u>: MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register

<u>MSMON\_CFG\_MBWU\_FLT</u>: MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register

MSMON\_CFG\_MON\_SEL: MPAM Monitor Instance Selection Register

MSMON\_CSU: MPAM Cache Storage Usage Monitor Register

MSMON\_CSU\_CAPTURE: MPAM Cache Storage Usage Monitor Capture Register

MSMON\_CSU\_OFSR: MPAM CSU Monitor Overflow Status Register

MSMON\_MBWU: MPAM Memory Bandwidth Usage Monitor Register

MSMON\_MBWU\_CAPTURE: MPAM Memory Bandwidth Usage Monitor Capture Register

MSMON\_MBWU\_L: MPAM Long Memory Bandwidth Usage Monitor Register

<u>MSMON\_MBWU\_L\_CAPTURE</u>: MPAM Long Memory Bandwidth Usage Monitor Capture Register

<u>MSMON\_MBWU\_OFSR</u>: MPAM MBWU Monitor Overflow Status Register

MSMON\_OFLOW\_MSI\_ADDR\_H: MPAM Monitor Overflow MSI Write High-part Address Register

<u>MSMON\_OFLOW\_MSI\_ADDR\_L</u>: MPAM Monitor Overflow MSI Low-part Address Register

<u>MSMON\_OFLOW\_MSI\_ATTR</u>: MPAM Monitor Overflow MSI Write Attributes Register

<u>MSMON\_OFLOW\_MSI\_DATA</u>: MPAM Monitor Overflow MSI Write Data Register

MSMON\_OFLOW\_MSI\_MPAM: MPAM Monitor Overflow MSI Write MPAM Information Register

MSMON OFLOW SR: MPAM Monitor Overflow Status Register

OSLAR\_EL1: OS Lock Access Register

**PMAUTHSTATUS**: Performance Monitors Authentication Status register

PMCCFILTR\_ELO: Performance Monitors Cycle Counter Filter Register

**PMCCIDSR**: CONTEXTIDR ELx Sample Register

**PMCCNTR ELO:** Performance Monitors Cycle Counter

<u>PMCCNTSVR\_EL1</u>: Performance Monitors Cycle Count Saved Value Register

<u>PMCEID0</u>: Performance Monitors Common Event Identification register
0

<u>PMCEID1</u>: Performance Monitors Common Event Identification register

<u>PMCEID2</u>: Performance Monitors Common Event Identification register

<u>PMCEID3</u>: Performance Monitors Common Event Identification register 3

**PMCFGR:** Performance Monitors Configuration Register

**PMCGCR0**: Counter Group Configuration Register 0

PMCID1SR: CONTEXTIDR EL1 Sample Register

**PMCID2SR:** CONTEXTIDR EL2 Sample Register

**PMCIDRO**: Performance Monitors Component Identification Register 0

**PMCIDR1**: Performance Monitors Component Identification Register 1

**PMCIDR2**: Performance Monitors Component Identification Register 2

**PMCIDR3**: Performance Monitors Component Identification Register 3

**PMCNTEN**: Performance Monitors Count Enable register

<u>PMCNTENCLR\_EL0</u>: Performance Monitors Count Enable Clear Register

PMCNTENSET\_ELO: Performance Monitors Count Enable Set Register

**PMCR ELO:** Performance Monitors Control Register

**PMDEVAFF**: Performance Monitors Device Affinity register

**PMDEVAFFO**: Performance Monitors Device Affinity register 0

**PMDEVAFF1**: Performance Monitors Device Affinity register 1

**PMDEVARCH**: Performance Monitors Device Architecture register

**PMDEVID**: Performance Monitors Device ID register

**PMDEVTYPE**: Performance Monitors Device Type register

<u>PMEVCNTR<n> EL0</u>: Performance Monitors Event Count Registers

<u>PMEVCNTSVR<n>\_EL1</u>: Performance Monitors Event Count Saved Value Register <n>

PMEVFILT2R<n>: Performance Monitors Event Filter Registers

PMEVTYPER<n> EL0: Performance Monitors Event Type Registers

<u>PMICFILTR\_EL0</u>: Performance Monitors Instruction Counter Filter Register

**PMICNTR ELO:** Performance Monitors Instruction Counter Register

<u>PMICNTSVR\_EL1</u>: Performance Monitors Instruction Count Saved Value Register

**PMIIDR**: Performance Monitors Implementation Identification Register

**PMINTEN**: Performance Monitors Interrupt Enable register

<u>PMINTENCLR\_EL1</u>: Performance Monitors Interrupt Enable Clear Register

<u>PMINTENSET\_EL1</u>: Performance Monitors Interrupt Enable Set Register

**PMITCTRL**: Performance Monitors Integration mode Control register

PMLAR: Performance Monitors Lock Access Register

**PMLSR**: Performance Monitors Lock Status Register

**PMMIR**: Performance Monitors Machine Identification Register

```
PMOVS: Performance Monitors Overflow Flag Status register
PMOVSCLR ELO: Performance Monitors Overflow Flag Status Clear
register
PMOVSSET ELO: Performance Monitors Overflow Flag Status Set
Register
PMPCSCTL: PC Sample-based Profiling Control Register
PMPCSR: Program Counter Sample Register
PMPIDRO: Performance Monitors Peripheral Identification Register 0
PMPIDR1: Performance Monitors Peripheral Identification Register 1
PMPIDR2: Performance Monitors Peripheral Identification Register 2
PMPIDR3: Performance Monitors Peripheral Identification Register 3
PMPIDR4: Performance Monitors Peripheral Identification Register 4
PMSSCR EL1: Performance Monitors Snapshot Status and Capture
Register
PMSWINC ELO: Performance Monitors Software Increment Register
PMVCIDSR: CONTEXTIDR EL1 and VMID Sample Register
PMVIDSR: VMID Sample Register
PMZR ELO: Performance Monitors Zero with Mask
TRBAUTHSTATUS: Authentication Status Register
TRBBASER EL1: Trace Buffer Base Address Register
TRBCIDRO: Component Identification Register 0
TRBCIDR1: Component Identification Register 1
TRBCIDR2: Component Identification Register 2
TRBCIDR3: Component Identification Register 3
TRBCR: Trace Buffer Control Register
```

TRBDEVID: Device Configuration Register

TRBDEVARCH: Trace Buffer Device Architecture Register

**TRBDEVAFF**: Device Affinity Register

TRBDEVID1: Device Configuration Register 1

```
TRBDEVID2: Device Configuration Register 2
TRBDEVTYPE: Device Type Register
TRBIDR EL1: Trace Buffer ID Register
TRBITCTRL: Integration Mode Control Register
TRBLAR: Lock Access Register
TRBLIMITR EL1: Trace Buffer Limit Address Register
TRBLSR: Lock Status Register
TRBMAR EL1: Trace Buffer Memory Attribute Register
TRBMPAM EL1: Trace Buffer MPAM Configuration Register
TRBPIDRO: Peripheral Identification Register 0
TRBPIDR1: Peripheral Identification Register 1
TRBPIDR2: Peripheral Identification Register 2
TRBPIDR3: Peripheral Identification Register 3
TRBPIDR4: Peripheral Identification Register 4
TRBPIDR5: Peripheral Identification Register 5
TRBPIDR6: Peripheral Identification Register 6
TRBPIDR7: Peripheral Identification Register 7
TRBPTR EL1: Trace Buffer Write Pointer Register
TRBSR EL1: Trace Buffer Status/syndrome Register
TRBTRG EL1: Trace Buffer Trigger Counter Register
TRCACATR<n>: Address Comparator Access Type Register <n>
TRCACVR<n>: Address Comparator Value Register <n>
TRCAUTHSTATUS: Authentication Status Register
TRCAUXCTLR: Auxiliary Control Register
TRCBBCTLR: Branch Broadcast Control Register
TRCCCCTLR: Cycle Count Control Register
TRCCIDCCTLRO: Context Identifier Comparator Control Register 0
TRCCIDCCTLR1: Context Identifier Comparator Control Register 1
```

```
TRCCIDCVR<n>: Context Identifier Comparator Value Registers <n>
TRCCIDRO: Component Identification Register 0
TRCCIDR1: Component Identification Register 1
TRCCIDR2: Component Identification Register 2
TRCCIDR3: Component Identification Register 3
TRCCLAIMCLR: Claim Tag Clear Register
TRCCLAIMSET: Claim Tag Set Register
TRCCNTCTLR<n>: Counter Control Register <n>
TRCCNTRLDVR<n>: Counter Reload Value Register <n>
TRCCNTVR<n>: Counter Value Register <n>
TRCCONFIGR: Trace Configuration Register
TRCDEVAFF: Device Affinity Register
TRCDEVARCH: Device Architecture Register
TRCDEVID: Device Configuration Register
TRCDEVID1: Device Configuration Register 1
TRCDEVID2: Device Configuration Register 2
TRCDEVTYPE: Device Type Register
TRCEVENTCTLOR: Event Control 0 Register
TRCEVENTCTL1R: Event Control 1 Register
TRCEXTINSELR<n>: External Input Select Register <n>
TRCIDRO: ID Register 0
TRCIDR1: ID Register 1
TRCIDR10: ID Register 10
TRCIDR11: ID Register 11
TRCIDR12: ID Register 12
TRCIDR13: ID Register 13
TRCIDR2: ID Register 2
TRCIDR3: ID Register 3
```

```
TRCIDR4: ID Register 4
TRCIDR5: ID Register 5
TRCIDR6: ID Register 6
TRCIDR7: ID Register 7
TRCIDR8: ID Register 8
TRCIDR9: ID Register 9
TRCIMSPECO: IMP DEF Register 0
TRCIMSPEC<n>: IMP DEF Register <n>
TRCITCTRL: Integration Mode Control Register
TRCITEEDCR: Instrumentation Trace Extension External Debug Control
Register
TRCLAR: Lock Access Register
TRCLSR: Lock Status Register
TRCOSLSR: Trace OS Lock Status Register
TRCPDCR: PowerDown Control Register
TRCPDSR: PowerDown Status Register
TRCPIDRO: Peripheral Identification Register 0
TRCPIDR1: Peripheral Identification Register 1
TRCPIDR2: Peripheral Identification Register 2
TRCPIDR3: Peripheral Identification Register 3
TRCPIDR4: Peripheral Identification Register 4
TRCPIDR5: Peripheral Identification Register 5
TRCPIDR6: Peripheral Identification Register 6
TRCPIDR7: Peripheral Identification Register 7
TRCPRGCTLR: Programming Control Register
TRCQCTLR: Q Element Control Register
TRCRSCTLR<n>: Resource Selection Control Register <n>
TRCRSR: Resources Status Register
TRCSEQEVR<n>: Sequencer State Transition Control Register <n>
```

TRCSEQRSTEVR: Sequencer Reset Control Register

**TRCSEQSTR**: Sequencer State Register

TRCSSCCR<n>: Single-shot Comparator Control Register <n>

TRCSSCSR<n>: Single-shot Comparator Control Status Register <n>

TRCSSPCICR<n>: Single-shot Processing Element Comparator Input

Control Register <n>

TRCSTALLCTLR: Stall Control Register

**TRCSTATR**: Trace Status Register

TRCSYNCPR: Synchronization Period Register

TRCTRACEIDR: Trace ID Register

TRCTSCTLR: Timestamp Control Register

TRCVICTLR: ViewInst Main Control Register

TRCVIIECTLR: ViewInst Include/Exclude Control Register

TRCVIPCSSCTLR: ViewInst Start/Stop PE Comparator Control Register

TRCVISSCTLR: ViewInst Start/Stop Control Register

TRCVMIDCCTLRO: Virtual Context Identifier Comparator Control

Register 0

TRCVMIDCCTLR1: Virtual Context Identifier Comparator Control

Register 1

TRCVMIDCVR<n>: Virtual Context Identifier Comparator Value

Register <n>

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

28/03/2023 16:10

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.