

# BRBCR\_EL2, Branch Record Buffer Control Register (EL2)

The BRBCR\_EL2 characteristics are:

## Purpose

Controls the Branch Record Buffer.

## Configuration

This register is present only when FEAT\_BRBE is implemented. Otherwise, direct accesses to BRBCR\_EL2 are undefined.

## Attributes

BRBCR\_EL2 is a 64-bit register.

## Field descriptions

6362616059585756										55	54	535251504948474645444342										41	40	39	3837	36	35	34	33										
RES0																																							
RES0				EXCEPTION				ERTN				RES0										FZPSS				FZPRES0				TS		MPRED		CC		RES0		E2B	
3130292827262524										23	22	212019181716151413121110										9	8	7	6	5	4	3	2	1									

### Bits [63:24]

Reserved, res0.

### EXCEPTION, bit [23]

Enable the recording of entry to EL2 via an exception.

EXCEPTION	Meaning
0b0	Disable the recording of Branch records for exceptions when taken to EL2.
0b1	Enable the recording of Branch records for exceptions when taken to EL2.

The reset behavior of this field is:

- On a Cold reset, when FEAT\_BRBEv1p1 is implemented, this field resets to an architecturally unknown value.
- On a Warm reset, when FEAT\_BRBEv1p1 is not implemented, this field resets to an architecturally unknown value.

#### **ERTN, bit [22]**

Allow the recording Branch records for exception return instructions from EL2.

<b>ERTN</b>	<b>Meaning</b>
0b0	Disable the recording Branch records for exception return instructions from EL2.
0b1	Enable the recording Branch records for exception return instructions from EL2.

The reset behavior of this field is:

- On a Cold reset, when FEAT\_BRBEv1p1 is implemented, this field resets to an architecturally unknown value.
- On a Warm reset, when FEAT\_BRBEv1p1 is not implemented, this field resets to an architecturally unknown value.

#### **Bits [21:10]**

Reserved, res0.

#### **FZPSS, bit [9]**

**When FEAT\_PMUv3\_SS is implemented:**

Freeze BRBE on PMU Snapshot.

<b>FZPSS</b>	<b>Meaning</b>
0b0	Branch recording is not affected by this control.
0b1	If <a href="#">BRBCR_EL1</a> .FZPSS is 1, then a BRBE freeze event occurs when a PMU snapshot occurs.

The reset behavior of this field is:

- On a Cold reset, this field resets to an architecturally unknown value.

#### **Otherwise:**

Reserved, res0.

**FZP, bit [8]****When FEAT\_PMUv3 is implemented:**

Freeze BRBE on PMU overflow.

<b>FZP</b>	<b>Meaning</b>
0b0	Branch recording is not affected by this control.
0b1	A BRBE freeze event occurs when a PMU overflow occurs.

The reset behavior of this field is:

- On a Cold reset, when FEAT\_BRBEv1p1 is implemented, this field resets to an architecturally unknown value.
- On a Warm reset, when FEAT\_BRBEv1p1 is not implemented, this field resets to an architecturally unknown value.

**Otherwise:**

Reserved, res0.

**Bit [7]**

Reserved, res0.

**TS, bits [6:5]**

Timestamp Control.

<b>TS</b>	<b>Meaning</b>	<b>Applies when</b>
0b00	Timestamp controlled by <a href="#">BRBCR_EL1</a> .TS.	
0b01	Virtual timestamp. The BRBE recorded timestamp is the physical counter value, minus the value of <a href="#">CNTVOFF_EL2</a> .	

0b10	<p>Guest physical timestamp. The BRBE recorded timestamp is the physical counter value minus a physical offset. If any of the following are true, the physical offset is zero, otherwise the physical offset is the value of <a href="#">CNTPOFF_EL2</a>:</p> <ul style="list-style-type: none"> <li>• EL3 is implemented and <a href="#">SCR_EL3.ECVEn</a> == 0.</li> <li>• EL2 is implemented and <a href="#">CNTHCTL_EL2.ECV</a> == 0.</li> </ul>	When FEAT_ECV is implemented
0b11	Physical timestamp. The BRBE recorded timestamp is the physical counter value.	

The reset behavior of this field is:

- On a Cold reset, when FEAT\_BRBEv1p1 is implemented, this field resets to an architecturally unknown value.
- On a Warm reset, when FEAT\_BRBEv1p1 is not implemented, this field resets to an architecturally unknown value.

#### MPRED, bit [4]

Mask the recording of mispredicts.

MPRED	Meaning
0b0	Disable the recording of mispredict information.
0b1	Allow the recording of mispredict information.

If EL2 is not implemented, then the Effective value of this field is 1, other than for a direct read of the register.

The reset behavior of this field is:

- On a Cold reset, when FEAT\_BRBEv1p1 is implemented, this field resets to an architecturally unknown value.
- On a Warm reset, when FEAT\_BRBEv1p1 is not implemented, this field resets to an architecturally unknown value.

### CC, bit [3]

Enable the recording of cycle count information.

CC	Meaning
0b0	Disable the recording of cycle count information.
0b1	Allow the recording of cycle count information.

If EL2 is not implemented, then the Effective value of this field is 1, other than for a direct read of the register.

The reset behavior of this field is:

- On a Cold reset, when FEAT\_BRBEv1p1 is implemented, this field resets to an architecturally unknown value.
- On a Warm reset, when FEAT\_BRBEv1p1 is not implemented, this field resets to an architecturally unknown value.

### Bit [2]

Reserved, res0.

### E2BRE, bit [1]

EL2 Branch recording enable.

E2BRE	Meaning
0b0	Branch recording prohibited at EL2.
0b1	Branch recording enabled at EL2.

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

### E0HBRE, bit [0]

EL0 Branch recording enable.

E0HBRE	Meaning
0b0	Branch recording prohibited at EL0 when <a href="#">HCR_EL2.TGE</a> == 1.
0b1	Branch recording enabled at EL0 when <a href="#">HCR_EL2.TGE</a> == 1.

This field is ignored by the PE when any of the following are true:

- [HCR\\_EL2](#).TGE == 0.
- EL2 is disabled in the current Security state.

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

## Accessing BRBCR\_EL2

When [HCR\\_EL2](#).E2H is 1, without explicit synchronization, accesses from EL2 using the register name BRBCR\_EL2 or BRBCR\_EL1 are not guaranteed to be ordered with respect to accesses using the other register name.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, BRBCR\_EL1

op0	op1	CRn	CRm	op2
0b10	0b001	0b1001	0b0000	0b000

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
    when SDD == '1'" && MDCR_EL3.SBRBE != '11' &&
    SCR_EL3.NS == '0' then
        UNDEFINED;
    elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
    '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
    priority when SDD == '1'" && MDCR_EL3.SBRBE == 'x0'
    && SCR_EL3.NS == '1' then
        UNDEFINED;
    elsif EL2Enabled() &&
    IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) ||
    SCR_EL3.FGTEn == '1') && HDFGRTR_EL2.nBRBCTL == '0'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.SBRBE != '11' &&
    SCR_EL3.NS == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        elsif HaveEL(EL3) && MDCR_EL3.SBRBE == 'x0' &&
    SCR_EL3.NS == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
```

```

        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        elsif EL2Enabled() && HCR_EL2.<NV2,NV1,NV> ==
'111' then
            X[t, 64] = NVMem[0x8E0];
        else
            X[t, 64] = BRBCR_EL1;
    elsif PSTATE.EL == EL2 then
        if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.SBRBE != '11' &&
SCR_EL3.NS == '0' then
            UNDEFINED;
        elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
'1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
priority when SDD == '1'" && MDCR_EL3.SBRBE == 'x0'
&& SCR_EL3.NS == '1' then
            UNDEFINED;
        elsif HaveEL(EL3) && MDCR_EL3.SBRBE != '11' &&
SCR_EL3.NS == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            elsif HaveEL(EL3) && MDCR_EL3.SBRBE == 'x0' &&
SCR_EL3.NS == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            elsif HCR_EL2.E2H == '1' then
                X[t, 64] = BRBCR_EL2;
            else
                X[t, 64] = BRBCR_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = BRBCR_EL1;

```

## MRS <Xt>, BRBCR\_EL2

op0	op1	CRn	CRm	op2
0b10	0b100	0b1001	0b0000	0b000

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.SBRBE != '11' &&

```

```

SCR_EL3.NS == '0' then
    UNDEFINED;
elseif Halted() && HaveEL(EL3) && EDSCR.SDD ==
'1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
priority when SDD == '1'" && MDCR_EL3.SBRBE == 'x0'
&& SCR_EL3.NS == '1' then
    UNDEFINED;
elseif HaveEL(EL3) && MDCR_EL3.SBRBE != '11' &&
SCR_EL3.NS == '0' then
    if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    elseif HaveEL(EL3) && MDCR_EL3.SBRBE == 'x0' &&
SCR_EL3.NS == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = BRBCR_EL2;
elseif PSTATE.EL == EL3 then
    X[t, 64] = BRBCR_EL2;

```

## MSR BRBCR\_EL1, &lt;Xt&gt;

<b>op0</b>	<b>op1</b>	<b>CRn</b>	<b>CRm</b>	<b>op2</b>
0b10	0b001	0b1001	0b0000	0b000

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
    when SDD == '1'" && MDCR_EL3.SBRBE != '11' &&
    SCR_EL3.NS == '0' then
        UNDEFINED;
    elseif Halted() && HaveEL(EL3) && EDSCR.SDD ==
    '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
    priority when SDD == '1'" && MDCR_EL3.SBRBE == 'x0'
    && SCR_EL3.NS == '1' then
        UNDEFINED;
    elseif EL2Enabled() &&
    IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) ||
    SCR_EL3.FGTEn == '1') && HDFGWTR_EL2.nBRBCTL == '0'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif HaveEL(EL3) && MDCR_EL3.SBRBE != '11' &&
    SCR_EL3.NS == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);

```



```

        elsif HaveEL(EL3) && MDCR_EL3.SBRBE == 'x0' &&
SCR_EL3.NS == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            elsif EL2Enabled() && HCR_EL2.<NV2,NV1,NV> ==
'111' then
                NVMem[0x8E0] = X[t, 64];
            else
                BRBCR_EL1 = X[t, 64];
        elsif PSTATE.EL == EL2 then
            if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.SBRBE != '11' &&
SCR_EL3.NS == '0' then
                UNDEFINED;
            elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
'1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
priority when SDD == '1'" && MDCR_EL3.SBRBE == 'x0'
&& SCR_EL3.NS == '1' then
                UNDEFINED;
            elsif HaveEL(EL3) && MDCR_EL3.SBRBE != '11' &&
SCR_EL3.NS == '0' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            elsif HaveEL(EL3) && MDCR_EL3.SBRBE == 'x0' &&
SCR_EL3.NS == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            elsif HCR_EL2.E2H == '1' then
                BRBCR_EL2 = X[t, 64];
            else
                BRBCR_EL1 = X[t, 64];
        elsif PSTATE.EL == EL3 then
            BRBCR_EL1 = X[t, 64];

```

## MSR BRBCR\_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b10	0b100	0b1001	0b0000	0b000

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;

```

```

elseif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
    when SDD == '1'" && MDCR_EL3.SBRBE != '11' &&
    SCR_EL3.NS == '0' then
        UNDEFINED;
    elseif Halted() && HaveEL(EL3) && EDSCR.SDD ==
    '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
    priority when SDD == '1'" && MDCR_EL3.SBRBE == 'x0'
    && SCR_EL3.NS == '1' then
        UNDEFINED;
    elseif HaveEL(EL3) && MDCR_EL3.SBRBE != '11' &&
    SCR_EL3.NS == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        elseif HaveEL(EL3) && MDCR_EL3.SBRBE == 'x0' &&
    SCR_EL3.NS == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            BRBCR_EL2 = X[t, 64];
    elseif PSTATE.EL == EL3 then
        BRBCR_EL2 = X[t, 64];

```

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbdd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.