

## MSMON\_CAPT\_EVNT, MPAM Capture Event Generation Register

The MSMON\_CAPT\_EVNT characteristics are:

### Purpose

Generates a local capture event when written with bit[0] as 1.

MSMON\_CAPT\_EVNT\_s generates local capture events for Secure monitor instances only or for Secure and Non-secure monitor instances. MSMON\_CAPT\_EVNT\_ns generates local capture events for Non-secure monitor instances only. MSMON\_CAPT\_EVNT\_rt generates local capture events for Root monitor instances only or for Root, Secure, Realm, and Non-secure monitor instances. MSMON\_CAPT\_EVNT\_rl generates local capture events for Realm monitor instances or for for Realm monitor instances or Realm and Non-secure monitor instances.

### Configuration

This register is present only when FEAT\_MPAM is implemented, MPAMF\_IDR.HAS\_MSMON == 1 and MPAMF\_MSMON\_IDR.HAS\_LOCAL\_CAPT\_EVNT == 1. Otherwise, direct accesses to MSMON\_CAPT\_EVNT are res0.

The power and reset domain of each MSC component is specific to that component.

### Attributes

MSMON\_CAPT\_EVNT is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0																													ALL	NOW	

#### Bits [31:2]

Reserved, res0.

## ALL, bit [1]

In the Secure instance of this register:

- If ALL is written as 1 and NOW is also written as 1, signal a capture event to Secure and Non-secure monitor instances in this MSC that are configured with CAPT\_EVNT = 7.
- If ALL is written as 0 and NOW is written as 1, signal a capture event to Secure monitor instances in this MSC that are configured with CAPT\_EVNT = 7.

In the Non-secure instance of this register, this field is RAZ/WI.

In the Root instance of this register:

- If ALL is written as 1 and NOW is also written as 1, signal a capture event to Root, Realm, Secure, and Non-secure monitor instances in this MSC that are configured with CAPT\_EVNT = 7.
- If ALL is written as 0 and NOW is written as 1, signal a capture event to Root monitor instances within this MSC that are configured with CAPT\_EVNT = 7.

In the Realm instance of this register:

- If ALL is written as 1 and NOW is also written as 1, signal a capture event to Realm and Non-secure monitor instances in this MSC that are configured with CAPT\_EVNT = 7.
- If ALL is written as 0 and NOW is written as 1, signal a capture event to Realm monitor instances within this MSC that are configured with CAPT\_EVNT = 7.

This bit always reads as zero.

ALL	Meaning
0b0	Send capture event only to monitor instances in the same MPAM feature page as this register.
0b1	Send capture event to monitor instances in certain MPAM feature pages as described in the ALL field of this register.

## NOW, bit [0]

When written as 1, this bit causes an event to those monitor instances described in the ALL field that have CAPT\_EVNT set to the value of 7.

When this bit is written as 0, no event is signaled.

This bit always reads as zero.

## Accessing MSMON\_CAPT\_EVNT

This register is within the MPAM feature page memory frames. In a system that supports Secure and Non-secure memory maps, there must be both Secure and Non-secure MPAM feature pages.

MSMON\_CAPT\_EVNT\_s must only be accessible from the Secure MPAM feature page. MSMON\_CAPT\_EVNT\_ns must only be accessible from the Non-secure MPAM feature page.

MSMON\_CAPT\_EVNT\_s and MSMON\_CAPT\_EVNT\_ns must be separate registers. The Secure instance (MSMON\_CAPT\_EVNT\_s) can generate local capture events for Secure monitor instances only or for Secure and Non-secure monitor instances, and the Non-secure instance (MSMON\_CAPT\_EVNT\_ns) can generate local capture events for Non-secure monitor instances only.

**MSMON\_CAPT\_EVNT can be accessed through the memory-mapped interfaces:**

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x0808	MSMON_CAPT_EVNT_s

Accesses on this interface are **WO/RAZ**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x0808	MSMON_CAPT_EVNT_ns

Accesses on this interface are **WO/RAZ**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x0808	MSMON_CAPT_EVNT_rt

When FEAT\_RME is implemented, accesses on this interface are **WO/RAZ**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x0808	MSMON_CAPT_EVNT_rl

When FEAT\_RME is implemented, accesses on this interface are **WO/RAZ**.

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.