STGP

Store Allocation Tag and Pair of registers stores an Allocation Tag and two 64-bit doublewords to memory, from two registers. The address used for the store is calculated from the base register and an immediate signed offset scaled by the Tag granule. The Allocation Tag is calculated from the Logical Address Tag in the base register.

This instruction generates an Unchecked access.

It has encodings from 3 classes: Post-index, Pre-index and Signed offset

Post-index (FEAT MTE)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 0 0 0 1 0 simm7 Xt2 Xn Xt
```

```
STGP <Xt1>, <Xt2>, [<Xn | SP>], #<imm>
```

```
if !IsFeatureImplemented(FEAT_MTE) then UNDEFINED;
integer n = UInt(Xn);
integer t = UInt(Xt);
integer t2 = UInt(Xt2);
bits(64) offset = LSL(SignExtend(simm7, 64), LOG2 TAG GRANULE);
boolean writeback = TRUE;
boolean postindex = TRUE;
```

Pre-index (FEAT MTE)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 1 0 0 1 1 0 simm7 Xt2 Xn Xt
```

```
STGP <Xt1>, <Xt2>, [<Xn | SP>, #<imm>]!
```

```
if !IsFeatureImplemented(FEAT_MTE) then UNDEFINED;
integer n = UInt(Xn);
integer t = UInt(Xt);
integer t2 = UInt(Xt2);
bits(64) offset = LSL(SignExtend(simm7, 64), LOG2 TAG GRANULE);
boolean writeback = TRUE;
boolean postindex = FALSE;
```

Signed offset (FEAT_MTE)

3	13	30	29	28	27	26	25	24	23	22	21 20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0) [1	1	0	1	0	0	1	0	0	simm7						Xt2				Xn					Xt					

```
STGP <Xt1>, <Xt2>, [<Xn | SP>{, #<imm>}]

if !IsFeatureImplemented(FEAT_MTE) then UNDEFINED;
integer n = UInt(Xn);
integer t = UInt(Xt);
integer t2 = UInt(Xt2);
bits(64) offset = LSL(SignExtend(simm7, 64), LOG2 TAG GRANULE);
boolean writeback = FALSE;
boolean postindex = FALSE;
```

Assembler Symbols

<Xt1> Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Xt" field.

<Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Xt2" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Xn" field.

For the post-index and pre-index variant: is the signed immediate offset, a multiple of 16 in the range -1024 to 1008, encoded in the "simm7" field.

For the signed offset variant: is the optional signed immediate offset, a multiple of 16 in the range -1024 to 1008, defaulting to 0 and encoded in the "simm7" field.

Operation

```
bits(64) address;
bits(64) data1;
bits(64) data2;
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
data1 = X[t, 64];
data2 = X[t2, 64];
if !postindex then
    address = address + offset;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescLDGSTG</u>(<u>MemOp_STORE</u>);
if !IsAligned(address, TAG_GRANULE) then
    AArch64.Abort (address, AlignmentFault (accdesc));
Mem[address, 8, accdesc] = data1;
Mem[address+8, 8, accdesc] = data2;
<u>AArch64.MemTag[address, accdesc] = AArch64.AllocationTagFromAddress(addesc)</u>
```

```
if writeback then
   if postindex then
      address = address + offset;

if n == 31 then
      SP[] = address;
else
   X[n, 64] = address;
```

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> <u>Instructions</u> <u>Instructions</u> <u>Instructions</u> <u>Encoding</u>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu