TSTART

This instruction starts a new transaction. If the transaction started successfully, the destination register is set to zero. If the transaction failed or was canceled, then all state modifications that were performed transactionally are discarded and the destination register is written with a nonzero value that encodes the cause of the failure.

System (FEAT TME)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  

1 1 0 1 0 1 0 1 0 0 1 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1  

Rt
```

```
TSTART <Xt>
if !IsFeatureImplemented(FEAT_TME) then UNDEFINED;
integer t = UInt(Rt);
```

Assembler Symbols

<Xt>

Is the 64-bit name of the general-purpose destination register, encoded in the "Rt" field.

Operation

```
if !<u>IsTMEEnabled()</u> then UNDEFINED;
boolean IsEL1Regime;
bit tme;
bit tmt;
case PSTATE.EL of
    when EL0
        IsEL1Regime = S1TranslationRegime() == EL1;
        if IsEL1Regime then
             tme = SCTLR EL1.TME0;
             tmt = SCTLR_EL1.TMT0;
        else
             tme = SCTLR_EL2.TME0;
             tmt = SCTLR_EL2.TMT0;
    when <u>EL1</u>
        tme = SCTLR_EL1.TME;
        tmt = SCTLR EL1.TMT;
    when EL2
        tme = SCTLR EL2.TME;
        tmt = SCTLR EL2.TMT;
    when <u>EL3</u>
        tme = SCTLR_EL3.TME;
        tmt = SCTLR_EL3.TMT;
    otherwise
        Unreachable();
```

```
boolean enable = tme == '1';
boolean trivial = tmt == '1';
if !enable then
    TransactionStartTrap(t);
elsif trivial then
    TSTATE.nPC = NextInstrAddr(64);
    TSTATE.Rt = t;
    FailTransaction(TMFailure_TRIVIAL, FALSE);
elsif IsFeatureImplemented(FEAT_SME) && PSTATE.SM == '1' then
    FailTransaction(TMFailure_ERR, FALSE);
elsif TSTATE.depth == 255 then
    FailTransaction(TMFailure_NEST, FALSE);
elsif TSTATE.depth == 0 then
    TSTATE.nPC = NextInstrAddr(64);
    TSTATE.Rt = t;
    ClearExclusiveLocal (ProcessorID());
    TakeTransactionCheckpoint();
    StartTrackingTransactionalReadsWrites();
TSTATE.depth = TSTATE.depth + 1;
X[t, 64] = Zeros(64);
```

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu