

## RCWSMASK\_EL1, Software Read Check Write Instruction Mask (EL1)

The RCWSMASK\_EL1 characteristics are:

### Purpose

Contains the software mask used by RCWS instructions.

### Configuration

This register is present only when FEAT\_THE is implemented. Otherwise, direct accesses to RCWSMASK\_EL1 are undefined.

RCWSMASK\_EL1 is a 128-bit register that can also be accessed as a 64-bit value. If it is accessed as a 64-bit register, accesses read and write bits [63:0] and do not modify bits [127:64].

### Attributes

RCWSMASK\_EL1 is a:

- 128-bit register when FEAT\_D128 is implemented
- 64-bit register otherwise

### Field descriptions

#### When FEAT\_D128 is implemented:

127	126	125	124	123	122	121	120	119	118	117	116	115	114	113	112	111	110	109	108	107	106	105	104	103	102	101	100	99	98	97	96
Software_Mask																															
95	94	93	92	91	90	89	88	87	86	85	84	83	82	81	80	79	78	77	76	75	74	73	72	71	70	69	68	67	66	65	64
Software_Mask																															
63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Software_Mask																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Software_Mask																															

#### Software\_Mask, bits [127:0]

Software Mask used to decide which bit-fields are writable to the 128-bit Descriptor by RCWS Instruction.

The Effective value of Software Mask bit RCWSMASK\_EL1[n] is the same as RCWSMASK\_EL1[n], except as follows

- if  $n \geq 17$ , and  $n \leq 55$ , the Effective value of RCWSMASK\_EL1[n] is the same as RCWSMASK\_EL1[16].
- if  $n$  is in {126:125, 120:119, 114, 107:101, 90:56, 1:0}, the Effective value of RCWSMASK\_EL1[n] is 0.

RCWSMASK\_EL1 register bits {126:125, 120:119, 114, 107:101, 90:17 1:0} are res0.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

## Otherwise:

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
Software Mask																															
Software Mask																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## Software\_Mask, bits [63:0]

Software Mask used to decide which bit-fields are writable to the 64-bit Descriptor by RCWS Instruction.

The Effective value of Software Mask bit RCWSMASK\_EL1[n] is the same as RCWSMASK\_EL1[n], except as follows

- if  $n \geq 18$ , and  $n \leq 49$ , the Effective value of RCWSMASK\_EL1[n] is the same as RCWSMASK\_EL1[17].
- if  $n == 52$  and Protection is enabled, the Effective value of RCWSMASK\_EL1[52] is 0.

RCWSMASK\_EL1 register bits {49:18, 0} are res0.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

## Accessing RCWSMASK\_EL1

Accesses to this register use the following encodings in the System register encoding space:

## MRS <Xt>, RCWSMASK\_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b011

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
    when SDD == '1'" && SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif EL2Enabled() &&
    IsFeatureImplemented(FEAT_FGT2) && HaveEL(EL3) &&
    SCR_EL3.FGTEn2 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
    IsFeatureImplemented(FEAT_FGT2) &&
    HFGTR2_EL2.nRCWSMASK_EL1 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && SCR_EL3.RCWMASKEn == '0'
    then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = RCWSMASK_EL1<63:0>;
    elsif PSTATE.EL == EL2 then
        if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
        && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
        when SDD == '1'" && SCR_EL3.RCWMASKEn == '0' then
            UNDEFINED;
        elsif HaveEL(EL3) && SCR_EL3.RCWMASKEn == '0'
        then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = RCWSMASK_EL1<63:0>;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = RCWSMASK_EL1<63:0>;
```

## MSR RCWSMASK\_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b011

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT2) && HaveEL(EL3) &&
SCR_EL3.FGTEn2 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT2) &&
HFGWTR2_EL2.nRCWSMASK_EL1 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && SCR_EL3.RCWMASKEn == '0'
then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            RCWSMASK_EL1<63:0> = X[t, 64];
    elsif PSTATE.EL == EL2 then
        if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.RCWMASKEn == '0' then
            UNDEFINED;
        elsif HaveEL(EL3) && SCR_EL3.RCWMASKEn == '0'
then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                RCWSMASK_EL1<63:0> = X[t, 64];
    elsif PSTATE.EL == EL3 then
        RCWSMASK_EL1<63:0> = X[t, 64];

```

**When FEAT\_D128 is implemented**

**MRRS <Xt+1>, <Xt>, RCWSMASK\_EL1**

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b011

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.RCWMASKEn == '0' then

```

```

        UNDEFINED;
        elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
'1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
priority when SDD == '1'" && SCR_EL3.D128En == '0'
then
            UNDEFINED;
            elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT2) && HaveEL(EL3) &&
SCR_EL3.FGTEn2 == '0' then
                AArch64.SystemAccessTrap(EL2, 0x14);
            elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT2) &&
HFGRTR2_EL2.nRCWSMASK_EL1 == '0' then
                AArch64.SystemAccessTrap(EL2, 0x14);
            elsif EL2Enabled() && (!IsHCRXEL2Enabled() ||
HCRX_EL2.D128En == '0') then
                AArch64.SystemAccessTrap(EL2, 0x14);
            elsif HaveEL(EL3) && SCR_EL3.RCWMAStEn == '0'
then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x14);
                elsif HaveEL(EL3) && SCR_EL3.D128En == '0' then
                    if Halted() && EDSCR.SDD == '1' then
                        UNDEFINED;
                    else
                        AArch64.SystemAccessTrap(EL3, 0x14);
                    else
                        (X[t + 1, 64], X[t, 64]) =
(RCWSMASK_EL1<127:64>, RCWSMASK_EL1<63:0>);
                elsif PSTATE.EL == EL2 then
                    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.RCWMAStEn == '0' then
                        UNDEFINED;
                    elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
'1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
priority when SDD == '1'" && SCR_EL3.D128En == '0'
then
                        UNDEFINED;
                    elsif HaveEL(EL3) && SCR_EL3.RCWMAStEn == '0'
then
                        if Halted() && EDSCR.SDD == '1' then
                            UNDEFINED;
                        else
                            AArch64.SystemAccessTrap(EL3, 0x14);
                        elsif HaveEL(EL3) && SCR_EL3.D128En == '0' then
                            if Halted() && EDSCR.SDD == '1' then
                                UNDEFINED;
                            else
                                AArch64.SystemAccessTrap(EL3, 0x14);
                            else
                                (X[t + 1, 64], X[t, 64]) =
(RCWSMASK_EL1<127:64>, RCWSMASK_EL1<63:0>);
                elsif PSTATE.EL == EL3 then
                    (X[t + 1, 64], X[t, 64]) =
(RCWSMASK_EL1<127:64>, RCWSMASK_EL1<63:0>);

```

**When FEAT\_D128 is implemented****MSRR RCWSMASK\_EL1, <Xt+1>, <Xt>**

op0	op1	CRn	CRm	op2
0b11	0b000	0b1101	0b0000	0b011

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
    when SDD == '1'" && SCR_EL3.RCWMASKEn == '0' then
        UNDEFINED;
    elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
    '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
    priority when SDD == '1'" && SCR_EL3.D128En == '0'
    then
        UNDEFINED;
    elsif EL2Enabled() &&
    IsFeatureImplemented(FEAT_FGT2) && HaveEL(EL3) &&
    SCR_EL3.FGTEn2 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x14);
    elsif EL2Enabled() &&
    IsFeatureImplemented(FEAT_FGT2) &&
    HFGWTR2_EL2.nRCWSMASK_EL1 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x14);
    elsif EL2Enabled() && (!IsHCRXEL2Enabled() ||
    HCRX_EL2.D128En == '0') then
        AArch64.SystemAccessTrap(EL2, 0x14);
    elsif HaveEL(EL3) && SCR_EL3.RCWMASKEn == '0'
    then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
        elsif HaveEL(EL3) && SCR_EL3.D128En == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x14);
            else
                (RCWSMASK_EL1<127:64>, RCWSMASK_EL1<63:0>) =
                (X[t + 1, 64], X[t, 64]);
        elsif PSTATE.EL == EL2 then
            if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
            && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
            when SDD == '1'" && SCR_EL3.RCWMASKEn == '0' then
                UNDEFINED;
            elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
            '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
            priority when SDD == '1'" && SCR_EL3.D128En == '0'
            then
                UNDEFINED;
            elsif HaveEL(EL3) && SCR_EL3.RCWMASKEn == '0'
            then

```

```

        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x14);
        elsif HaveEL(EL3) && SCR_EL3.D128En == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x14);
            else
                (RCWSMASK_EL1<127:64>, RCWSMASK_EL1<63:0>) =
                (X[t + 1, 64], X[t, 64]);
            elsif PSTATE.EL == EL3 then
                (RCWSMASK_EL1<127:64>, RCWSMASK_EL1<63:0>) =
                (X[t + 1, 64], X[t, 64]);

```

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.