# GICR\_MPAMIDR, Report maximum PARTID and PMG Register

The GICR MPAMIDR characteristics are:

## **Purpose**

Reports the maximum support PARTID and PMG values.

## **Configuration**

This register is present only when FEAT\_GICv3p1 is implemented. Otherwise, direct accesses to GICR MPAMIDR are res0.

A copy of this register is provided for each Redistributor.

When GICR TYPER.MPAM==0, this register is res0.

### **Attributes**

GICR MPAMIDR is a 32-bit register.

## Field descriptions

| 31 30 29 28 27 26 25 24 | 23 22 21 20 19 18 17 16 | 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 |
|-------------------------|-------------------------|---------------------------------------|
| RES0                    | PMGmax                  | PARTIDmax                             |

#### Bits [31:24]

Reserved, res0.

#### **PMGmax, bits [23:16]**

Maximum PMG value supported.

#### PARTIDmax, bits [15:0]

Maximum PARTID value supported.

# **Accessing GICR\_MPAMIDR**

## GICR MPAMIDR can be accessed through the memory-mapped interfaces:

| Component | Frame | Offset | Instance |
|-----------|-------|--------|----------|
|           |       |        |          |

| GIC           | RD base | 0x0018 | GICR MPAMIDR |
|---------------|---------|--------|--------------|
| Redistributor | _       |        | _            |

Accesses on this interface are **RO**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.