CNTNSAR, Counter-timer Non-secure Access Register

The CNTNSAR characteristics are:

Purpose

Provides the highest-level control of whether frames CNTBaseN and CNTEL0BaseN are accessible by Non-secure accesses.

Configuration

It is implementation defined whether CNTNSAR is implemented in the Core power domain or in the Debug power domain.

For more information, see 'Power and reset domains for the system level implementation of the Generic Timer'.

Attributes

CNTNSAR is a 32-bit register.

Field descriptions

3130292827262524232221201918171615141312111098	7	6	_ 5	4	_ 3	2	1	0
RES0	NS7	NS6	NS5	NS4	NS3	NS2	NS1	NS0

Bits [31:8]

Reserved, res0.

NS<n>, bit [n], for n = 7 to 0

Non-secure access to frame n.

NS <n></n>	Meaning
0b0	Secure access only. Behaves as
	res0 to Non-secure accesses.
0b1	Secure and Non-secure
	accesses permitted.

This bit also determines whether, in the CNTCTLBase frame, <a href="CNTACR<n>">CNTACR<n> and <a href="CNTVOFF<n>">CNTVOFF<n> are accessible to Non-secure accesses.

If frame CNTBase<n>:

- Is not implemented, then NS<n> is res0.
- Is not Configurable access, and is accessible only by Secure accesses, then NS<n> is res0.
- Is not Configurable access, and is accessible by both Secure and Non-secure accesses, then NS<n> is res1.

The reset behavior of this field is:

• On a Timer reset, this field resets to an architecturally unknown value.

Accessing CNTNSAR

In a system that recognizes two Security states, this register is only accessible by Secure accesses.

CNTNSAR can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
Timer	CNTCTLBase	0x004	CNTNSAR

Accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
Registers	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.