

# ICH\_VTR\_EL2, Interrupt Controller VGIC Type Register

The ICH\_VTR\_EL2 characteristics are:

## Purpose

Reports supported GIC virtualization features.

## Configuration

AArch64 System register ICH\_VTR\_EL2 bits [31:0] are architecturally mapped to AArch32 System register [ICH\\_VTR\[31:0\]](#).

This register is present only when FEAT\_GICv3 is implemented and (EL2 is implemented or EL3 is implemented). Otherwise, direct accesses to ICH\_VTR\_EL2 are undefined.

If EL2 is not implemented, all bits in this register are res0 from EL3, except for nV4, which is res1 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

## Attributes

ICH\_VTR\_EL2 is a 64-bit register.

## Field descriptions

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
RES0																															
PRIbits				PREbits				IDbits				SEIS				A3V				nV4				TDS				DVIM			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

### Bits [63:32]

Reserved, res0.

### PRIbits, bits [31:29]

Priority bits. The number of virtual priority bits implemented, minus one.

An implementation must implement at least 32 levels of virtual priority (5 priority bits).

This field is an alias of [ICV\\_CTLR\\_EL1](#).PRIbits.

### **PREbits, bits [28:26]**

The number of virtual preemption bits implemented, minus one.

An implementation must implement at least 32 levels of virtual preemption priority (5 preemption bits).

The value of this field must be less than or equal to the value of ICH\_VTR\_EL2.PRIbits.

The maximum value of this field is 6, indicating 7 bits of preemption.

This field determines the minimum value of [ICH\\_VMCR\\_EL2](#).VBPR0.

### **IDbits, bits [25:23]**

The number of virtual interrupt identifier bits supported:

IDbits	Meaning
0b000	16 bits.
0b001	24 bits.

All other values are reserved.

This field is an alias of [ICV\\_CTLR\\_EL1](#).IDbits.

### **SEIS, bit [22]**

SEI Support. Indicates whether the virtual CPU interface supports generation of SEIs:

SEIS	Meaning
0b0	The virtual CPU interface logic does not support generation of SEIs.
0b1	The virtual CPU interface logic supports generation of SEIs.

This bit is an alias of [ICV\\_CTLR\\_EL1](#).SEIS.

### **A3V, bit [21]**

Affinity 3 Valid. Possible values are:

A3V	Meaning
0b0	The virtual CPU interface logic only supports zero values of Affinity 3 in SGI generation System registers.

0b1	The virtual CPU interface logic supports nonzero values of Affinity 3 in SGI generation System registers.
-----	---

This bit is an alias of [ICV\\_CTLR\\_EL1.A3V](#).

#### **nV4, bit [20]**

Direct injection of virtual interrupts not supported. Possible values are:

<b>nV4</b>	<b>Meaning</b>
0b0	The CPU interface logic supports direct injection of virtual interrupts.
0b1	The CPU interface logic does not support direct injection of virtual interrupts.

In GICv3, the only permitted value is 0b1.

#### **TDS, bit [19]**

Separate trapping of EL1 writes to [ICV\\_DIR\\_EL1](#) supported.

<b>TDS</b>	<b>Meaning</b>
0b0	Implementation does not support <a href="#">ICH_HCR_EL2.TDIR</a> .
0b1	Implementation supports <a href="#">ICH_HCR_EL2.TDIR</a> .

FEAT\_GICv3\_TDIR implements the functionality added by the value 0b1.

#### **DVIM, bit [18]**

Masking of directly-injected virtual interrupts.

<b>DVIM</b>	<b>Meaning</b>
0b0	Masking of Directly-injected Virtual Interrupts not supported.
0b1	Masking of Directly-injected Virtual Interrupts is supported.

When a PE implements the Realm Management Extension, this field is RAO/WI.

## Bits [17:5]

Reserved, res0.

## ListRegs, bits [4:0]

The number of implemented List registers, minus one. For example, a value of 0b01111 indicates that the maximum of 16 List registers are implemented.

## Accessing ICH\_VTR\_EL2

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, ICH\_VTR\_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b1100	0b1011	0b001

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ICC_SRE_EL2.SRE == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ICH_VTR_EL2;
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ICH_VTR_EL2;
```

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.