<u>Sh</u>
<u>Pseu</u>

DECD, DECH, DECW (vector)

Decrement vector by multiple of predicate constraint element count

Determines the number of active elements implied by the named predicate constraint, multiplies that by an immediate in the range 1 to 16 inclusive, and then uses the result to decrement all destination vector elements. The named predicate constraint limits the number of active elements in a single predicate to:

- A fixed number (VL1 to VL256)
- The largest power of two (POW2)
- The largest multiple of three or four (MUL3 or MUL4)
- All available, implicitly a multiple of two (ALL).

Unspecified or out of range constraint encodings generate an empty predicate or zero element count rather than Undefined Instruction exception.

It has encodings from 3 classes: <u>Doubleword</u>, <u>Halfword</u> and <u>Word</u>

Doubleword

```
3130292827262524 23 22 212019181716151413121110 9 8 7 6 5 4 3 2 1 0

0 0 0 0 0 1 0 0 1 1 1 1 imm4 1 1 0 0 0 1 pattern Zdn

size<1>size<0> D
```

```
DECD <Zdn>.D{, <pattern>{, MUL #<imm>}}
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
constant integer esize = 64;
integer dn = UInt(Zdn);
bits(5) pat = pattern;
integer imm = UInt(imm4) + 1;
```

Halfword

```
3130292827262524 23 22 212019181716151413121110 9 8 7 6 5 4 3 2 1 0

0 0 0 0 0 1 0 0 0 1 1 1 1 imm4 1 1 0 0 0 1 pattern Zdn

size<1>size<0> D
```

```
DECH <Zdn>.H{, <pattern>{, MUL #<imm>}}
```

```
if ! HaveSVE() && ! HaveSME() then UNDEFINED;
constant integer esize = 16;
integer dn = UInt(Zdn);
bits(5) pat = pattern;
integer imm = UInt(imm4) + 1;
```

Word

3130292827262524	23	22	2120	19181716	1514	1312	1110	9 8 7 6 5	4 3 2 1 0
0 0 0 0 0 1 0 0	1	0	1 1	imm4	1 1	0 0	0 1	pattern	Zdn
	size<1>	size<0>					D		

DECW <Zdn>.S{, <pattern>{, MUL #<imm>}}

```
if ! HaveSVE() && ! HaveSME() then UNDEFINED;
constant integer esize = 32;
integer dn = UInt(Zdn);
bits(5) pat = pattern;
integer imm = UInt(imm4) + 1;
```

Assembler Symbols

<Zdn>

Is the name of the source and destination scalable vector register, encoded in the "Zdn" field.

<pattern>

Is the optional pattern specifier, defaulting to ALL, encoded in "pattern":

<pattern></pattern>					
POW2					
VL1					
VL2					
VL3					
VL4					
VL5					
VL6					
VL7					
VL8					
VL16					
VL32					
VL64					
VL128					
VL256					
#uimm5					
MUL4					
MUL3					
ALL					

<imm>

Is the immediate multiplier, in the range 1 to 16, defaulting to 1, encoded in the "imm4" field.

Operation

Operational information

If FEAT_SVE2 is implemented or FEAT_SME is implemented, then if PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is unpredictable:

- The MOVPRFX instruction must be unpredicated.
- The MOVPRFX instruction must specify the same destination register as this instruction.
- The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> <u>Instructions</u> <u>Instructions</u> <u>Instructions</u> <u>Encoding</u>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu