AArch64
Instructions

Index by Encoding

External Registers

HDFGRTR2_EL2, Hypervisor Debug Fine-Grained Read Trap Register 2

The HDFGRTR2_EL2 characteristics are:

Purpose

Provides controls for traps of MRS and MRC reads of debug, trace, PMU, and Statistical Profiling System registers.

Configuration

This register is present only when FEAT_FGT2 is implemented. Otherwise, direct accesses to HDFGRTR2 EL2 are undefined.

Attributes

HDFGRTR2 EL2 is a 64-bit register.

Field descriptions

636261605958575655	54	53	52	51	50	49
RESO	nTRRMPΔM	EL1RES0n	TRCITECR F	EI 1 n DMSDSER	FI 1nSPMDFVAFF	EL1nSPMIDn9

313029282726252423 22 21 20 19 18 17

Bits [63:23]

Reserved, res0.

nTRBMPAM_EL1, bit [22] When FEAT_TRBE_MPAM is implemented:

Trap MRS reads of <u>TRBMPAM_EL1</u> at EL1 and EL0 using AArch64 to EL2.

|--|

0b0 If EL2 is implemented and enabled in the current Security	
state, and HCR_EL2. {E2H, TGE} != {1, 1}, then MRS reads of TRBMPAM_EL1 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority	
exception. 0b1 MRS reads of TRBMPAM_EL1 are not trapped by this	
mechanism.	

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - \circ When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bit [21]

Reserved, res0.

nTRCITECR_EL1, bit [20] When FEAT_ITE is implemented:

Trap MRS reads of TRCITECR_EL1 at EL1 using AArch64 to EL2.

nTRCITECR_EL1 Mean

0b0	If EL2 is implemented and enabled in the current Security state, then MRS reads of TRCITECR_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the
0b1	read generates a higher priority exception. MRS reads of TRCITECR_EL1 are not trapped by this mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - \circ When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPMSDSFR_EL1, bit [19] When FEAT_SPE_FDS is implemented:

Trap MRS reads of PMSDSFR EL1 at EL1 using AArch64 to EL2.

nPMSDSFR_EL1 Me	eaning
-----------------	--------

0b0	If EL2 is
	implemented and
	enabled in the
	current Security
	state, then MRS reads
	of PMSDSFR EL1 at
	EL1 using AArch64
	are trapped to EL2
	and reported with
	EC syndrome value
	0x18, unless the read
	generates a higher
	priority exception.
0b1	MRS reads of
	PMSDSFR EL1 are
	not trapped by this
	mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - \circ When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMDEVAFF_EL1, bit [18] When FEAT_SPMU is implemented:

Trap MRS reads of SPMDEVAFF_EL1 at EL1 using AArch64 to EL2.

nSPMDEVAFF_1	EL1	Meaning

0b0	If EL2 is
	implemented and
	enabled in the
	current Security
	state, then MRS
	reads of
	SPMDEVAFF EL1
	at EL1 using
	AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value
	0×18 , unless the
	read generates a
	higher priority
	exception.
0b1	MRS reads of
	SPMDEVAFF EL1
	are not trapped by
	this mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMID, bit [17] When FEAT SPMU is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- SPMCFGR EL1.
- <u>SPMCGCR<n> EL1</u>.
- <u>SPMDEVARCH EL1</u>.
- SPMIIDR EL1.

nSPMID	Meaning
0b0	If EL2 is implemented and
	enabled in the current
	Security state, then MRS reads
	at EL1 using AArch64 of any
	of the specified System
	registers are trapped to EL2
	and reported with EC
	syndrome value 0x18, unless
	the read generates a higher
	priority exception.
0b1	MRS reads of the specified
	System registers are not
	trapped by this mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMSCR_EL1, bit [16] When FEAT_SPMU is implemented:

Trap MRS reads of <u>SPMSCR_EL1</u> at EL1 using AArch64 to EL2.

nSPMSCR_EL1	Meaning
0d0	If EL2 is implemented
	and enabled in the
	current Security state,
	then MRS reads of
	SPMSCR EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.

0b1	MRS reads of
	SPMSCR_EL1 are not
	trapped by this
	mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMACCESSR_EL1, bit [15] When FEAT_SPMU is implemented:

Trap MRS reads of <u>SPMACCESSR EL1</u> at EL1 using AArch64 to EL2.

nSPMACCESSR_EL1	Meaning
0b0	If EL2 is
	implemented and
	enabled in the
	current Security
	state, then MRS reads
	of
	SPMACCESSR_EL1
	at EL1 using
	AArch64 are trapped
	to EL2 and reported
	with EC syndrome
	value 0×18, unless
	the read generates a
	higher priority
	exception.
0b1	MRS reads of
	SPMACCESSR_EL1
	are not trapped by
	this mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMCR_EL0, bit [14] When FEAT_SPMU is implemented:

Trap MRS reads of <u>SPMCR_EL0</u> at EL1 and EL0 using AArch64 to EL2.

nSPMCR_EL0	Meaning
0b0	If EL2 is implemented
	and enabled in the
	current Security state,
	and <u>HCR_EL2</u> .{E2H,
	TGE } != {1, 1}, then
	MRS reads of
	SPMCR EL0 at EL1 and
	EL0 using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.
0b1	MRS reads of
	SPMCR EL0 are not
	trapped by this
	mechanism.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMOVS, bit [13] When FEAT SPMU is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 and EL0 using AArch64 of any of the following AArch64 System registers to EL2:

- SPMOVSCLR EL0.
- SPMOVSSET ELO.

nSPMOVS	Meaning
0b0	If EL2 is implemented and
	enabled in the current
	Security state, and
	HCR_{EL2} .{E2H, TGE} !=
	$\{1, 1\}$, then MRS reads at
	EL1 and EL0 using AArch64
	of any of the specified
	System registers are
	trapped to EL2 and
	reported with EC syndrome
	value 0×18 , unless the read
	generates a higher priority
	exception.
0b1	MRS reads of the specified
	System registers are not
	trapped by this mechanism.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.

 \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMINTEN, bit [12] When FEAT SPMU is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- SPMINTENCLR EL1.
- SPMINTENSET EL1.

nSPMINTEN	Meaning
0b0	If EL2 is implemented
	and enabled in the
	current Security state,
	then MRS reads at EL1
	using AArch64 of any of
	the specified System
	registers are trapped to
	EL2 and reported with
	EC syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.
0b1	MRS reads of the
	specified System
	registers are not trapped
	by this mechanism.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMCNTEN, bit [11] When FEAT_SPMU is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 and EL0 using AArch64 of any of the following AArch64 System registers to EL2:

- <u>SPMCNTENCLR EL0</u>.
- <u>SPMCNTENSET EL0</u>.

nSPMCNTEN	Meaning
0b0	If EL2 is implemented
	and enabled in the
	current Security state,
	and <u>HCR_EL2</u> .{E2H,
	$TGE\} != \{1, 1\}, then$
	MRS reads at EL1 and
	EL0 using AArch64 of
	any of the specified
	System registers are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.
0b1	MRS reads of the
	specified System
	registers are not
	trapped by this
	mechanism.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMSELR_ELO, bit [10] When FEAT SPMU is implemented:

Trap MRS reads of <u>SPMSELR_EL0</u> at EL1 and EL0 using AArch64 to EL2.

nSPMSELR_EL0	Meaning
0b0	If EL2 is
	implemented and
	enabled in the
	current Security
	state, and HCR EL2.
	$\{E2H, TGE\} != \{1,$
	1}, then MRS reads of
	SPMSELR EL0 at
	EL1 and EL0 using
	AArch64 are trapped
	to EL2 and reported
	with EC syndrome
	value 0x18, unless
	the read generates a
	higher priority
	exception.
0b1	MRS reads of
	SPMSELR EL0 are
	not trapped by this
	mechanism.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMEVTYPERn_EL0, bit [9] When FEAT SPMU is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 and EL0 using AArch64 of any of the following AArch64 System registers to EL2:

- SPMEVTYPER<n> EL0.
- <u>SPMEVFILTR<n> EL0</u>.
- <u>SPMEVFILT2R<n> EL0</u>.

CDMEVEVDED ELO	Moonin-
nSPMEVTYPERn_EL0	Meaning
0b0	If EL2 is
	implemented
	and enabled in
	the current
	Security state,
	and HCR_EL2.
	{E2H, TGE} !=
	{1, 1}, then
	MRS reads at
	EL1 and EL0
	using AArch64
	of any of the
	specified
	System
	registers are
	trapped to EL2
	and reported
	with EC
	syndrome value
	0x18, unless
	the read
	generates a
	higher priority
	exception.
0b1	MRS reads of
	the specified
	System
	registers are
	not trapped by
	this
	mechanism.

Regardless of the value of this field, if event counter n is not implemented, a read of <u>SPMEVTYPER<n>_ELO</u>, <u>SPMEVFILTR<n>_ELO</u>, or <u>SPMEVFILT2R<n>_ELO</u> is undefined.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nSPMEVCNTRn_EL0, bit [8] When FEAT_SPMU is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 and EL0 using AArch64 of any of the following AArch64 System registers to EL2: <u>SPMEVCNTR<n> EL0</u>.

nSPMEVCNTRn_EL0	Meaning
0b0	If EL2 is
	implemented
	and enabled in
	the current
	Security state,
	and <u>HCR_EL2</u> .
	{E2H, TGE} !=
	$\{1, 1\}$, then MRS
	reads at EL1
	and EL0 using
	AArch64 of any
	of the specified
	System
	registers are
	trapped to EL2
	and reported
	with EC
	syndrome value
	0×18 , unless the
	read generates
	a higher priority
	exception.

	1 (.1
0b1	MRS reads of the
	specified
	System
	registers are not
	trapped by this
	mechanism.

Regardless of the value of this field, if event counter n is not implemented, a read of <u>SPMEVCNTR<n> EL0</u> is undefined.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPMSSCR_EL1, bit [7] When FEAT PMUv3 SS is implemented:

Trap MRS reads of PMSSCR_EL1 at EL1 using AArch64 to EL2.

nPMSSCR_EL1	Meaning
0b0	If EL2 is implemented
	and enabled in the
	current Security state,
	then MRS reads of
	PMSSCR EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.
0b1	MRS reads of
	PMSSCR EL1 are not
	trapped by this
	mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPMSSDATA, bit [6] When FEAT_PMUv3_SS is implemented:

Trap MRS reads of multiple System registers. Enables a trap on MRS reads at EL1 using AArch64 of any of the following AArch64 System registers to EL2:

- PMCCNTSVR EL1.
- PMEVCNTSVR<n> EL1.
- PMICNTSVR_EL1, if FEAT_PMUv3_ICNTR is implemented.

nPMSSDATA	Meaning
060	If EL2 is implemented and enabled in the
	current Security state, then MRS reads at EL1
	using AArch64 of any of the specified System
	registers are trapped to EL2 and reported with
	EC syndrome value 0x18, unless the read
	generates a higher priority exception.
0b1	MRS reads of the
	specified System
	registers are not trapped by this mechanism.

This field is ignored by the PE and treated as zero when all of the following are true:

• EL3 is implemented.

• SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nMDSELR_EL1, bit [5] When FEAT Debugv8p9 is implemented:

Trap MRS reads of MDSELR EL1 at EL1 using AArch64 to EL2.

nMDSELR_EL1	Meaning
0b0	If EL2 is implemented
	and enabled in the
	current Security state,
	then MRS reads of
	MDSELR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.
0b1	MRS reads of
	MDSELR EL1 are not
	trapped by this
	mechanism.

It is implementation defined whether this field is implemented or is res0 when 16 or fewer breakpoints are implemented, 16 or fewer watchpoints are implemented, and MDSELR_EL1 is implemented as RAZ/WI.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPMUACR_EL1, bit [4] When FEAT_PMUv3p9 is implemented:

Trap MRS reads of PMUACR EL1 at EL1 using AArch64 to EL2.

nPMUACR_EL1	Meaning
0b0	If EL2 is implemented
	and enabled in the
	current Security state,
	then MRS reads of
	PMUACR_EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.
0b1	MRS reads of
	PMUACR EL1 are not
	trapped by this
	mechanism.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPMICFILTR_ELO, bit [3] When FEAT_PMUv3_ICNTR is implemented:

Trap MRS reads of <u>PMICFILTR_EL0</u> at EL1 and EL0 using AArch64 to EL2.

nPMICFILTR_EL0	Meaning	
0d0	If EL2 is implemented and enabled in the cur HCR_EL2.{E2H, TGE} != {1, 1}, then: • MRS reads of PMICFILTR_EL0 at EL1 trapped to EL2 and reported with EC the read generates a higher priority of PMCNTENCLR_EL0.F0, PMCNTENS PMOVSCLR_EL0.F0, and PMOVSSET and EL0.	and EL0 Syndromexception
	• <u>PMINTENCLR_EL1</u> .F0 and <u>PMINTEI</u> EL1.	NSET_EL:
0b1	MRS reads of PMICFILTR_ELO are not trappe	d by this

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPMICNTR_EL0, bit [2] When FEAT PMUv3 ICNTR is implemented:

Trap MRS reads of <u>PMICNTR_EL0</u> at EL1 and EL0 using AArch64 to EL2.

nPMICNTR_EL0	Meaning	

implemented and enabled in the current Security state, and HCR_EL2. {E2H, TGE} != {1, 1}, then MRS reads of PMICNTR_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception. Ob1 MRS reads of PMICNTR_EL0 are not trapped by this mechanism	
	implemented and enabled in the current Security state, and HCR_EL2. {E2H, TGE} != {1, 1}, then MRS reads of PMICNTR_EL0 at EL1 and EL0 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18, unless the read generates a higher priority exception. MRS reads of PMICNTR_EL0 are
	mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - \circ When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPMIAR_EL1, bit [1] When FEAT_SEBEP is implemented:

Trap MRS reads of **PMIAR EL1** at EL1 using AArch64 to EL2.

nPMIAR EL1	Meaning	
_	9	

0b0	If EL2 is implemented and enabled in the
	current Security state,
	then MRS reads of
	PMIAR EL1 at EL1
	using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.
0b1	MRS reads of PMIAR_EL1
	are not trapped by this
	mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nPMECR_EL1, bit [0]

When FEAT_EBEP is implemented or FEAT_PMUv3_SS is implemented:

Trap MRS reads of PMECR EL1 at EL1 using AArch64 to EL2.

nPMECR_EL1	Meaning	
------------	---------	--

0b0	If EL2 is implemented
	and enabled in the
	current Security state,
	then MRS reads of
	PMECR EL1 at EL1
	using AĀrch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the read
	generates a higher
	priority exception.
0b1	MRS reads of
	PMECR EL1 are not
	trapped by this
	mechanism.

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Accessing HDFGRTR2_EL2

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, HDFGRTR2_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0011	0b0001	0b000

```
if PSTATE.EL == EL0 then
    UNDEFINED;
```

```
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR EL2.<NV2, NV> == '11' then
        X[t, 64] = NVMem[0x1A0];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.FGTEn2 == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR EL3.FGTEn2 == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = HDFGRTR2\_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = HDFGRTR2 EL2;
```

MSR HDFGRTR2 EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0011	0b0001	0b000

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2, NV> == '11' then
        NVMem[0x1A0] = X[t, 64];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.FGTEn2 == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR_EL3.FGTEn2 == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        HDFGRTR2 EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    HDFGRTR2\_EL2 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.