<u>Sh</u>
<u>Pseu</u>

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

ADDS (immediate)

Add (immediate), setting flags, adds a register value and an optionally-shifted immediate value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias **CMN** (immediate).

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
sf 0 1 1 0 0 0 1 0 sh
                                      imm12
                                                              Rn
                                                                           Rd
  op S
32-bit (sf == 0)
        ADDS <Wd>, <Wn | WSP>, #<imm>{, <shift>}
64-bit (sf == 1)
        ADDS \langle Xd \rangle, \langle Xn | SP \rangle, \# < imm \rangle \{, \langle shift \rangle \}
    integer d = UInt(Rd);
    integer n = UInt(Rn);
    constant integer datasize = 32 << UInt(sf);</pre>
    bits(datasize) imm;
    case sh of
         when '0' imm = \underline{\text{ZeroExtend}} (imm12, datasize);
         when '1' imm = <u>ZeroExtend</u>(imm12:<u>Zeros</u>(12), datasize);
```

Assembler Symbols

<wd></wd>	Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
<wn wsp></wn wsp>	Is the 32-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
<xd></xd>	Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
<xn sp></xn sp>	Is the 64-bit name of the source general-purpose register or stack pointer, encoded in the "Rn" field.
<imm></imm>	Is an unsigned immediate, in the range 0 to 4095, encoded in the "imm12" field.

Is the optional left shift to apply to the immediate, defaulting to LSL #0 and encoded in "sh":

sh	<shift></shift>
0	LSL #0
1	LSL #12

Alias Conditions

Alias	Is preferred when
CMN (immediate)	Rd == '11111'

Operation

```
bits(datasize) result;
bits(datasize) operand1 = if n == 31 then SP[] < datasize-1:0 > else X[n, bits(4) nzcv;

(result, nzcv) = AddWithCarry(operand1, imm, '0');

PSTATE. < N, Z, C, V > = nzcv;

X[d, datasize] = result;
```

Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu