AArch64
Instructions

Index by Encoding

External Registers

# GICC\_DIR, CPU Interface Deactivate Interrupt Register

The GICC DIR characteristics are:

### **Purpose**

When interrupt priority drop is separated from interrupt deactivation, a write to this register deactivates the specified interrupt.

## **Configuration**

This register is present only when FEAT\_GICv3\_LEGACY is implemented. Otherwise, direct accesses to GICC\_DIR are res0.

### **Attributes**

GICC DIR is a 32-bit register.

### Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESO INTID

#### Bits [31:24]

Reserved, res0.

#### **INTID, bits [23:0]**

The INTID of the signaled interrupt.

#### Note

INTIDs 1020-1023 are reserved and convey additional information such as spurious interrupts.

When affinity routing is not enabled:

- Bits [23:13] are res0.
- For SGIs, bits [12:10] identify the CPU interface corresponding to the source PE. For all other interrupts these bits are res0.

### **Accessing GICC\_DIR**

This register is used only when System register access is not enabled. When System register access is enabled:

- For AArch32 implementations, <a href="ICC\_DIR">ICC\_DIR</a> provides equivalent functionality.
- For AArch64 implementations, <a href="ICC\_DIR\_EL1">ICC\_DIR\_EL1</a> provides equivalent functionality.

Writes to this register have an effect only in the following cases:

- When GICD CTLR.DS == 1, if GICC CTLR.EOImode == 1.
- In GIC implementations that support two Security states:
  - If the access is Secure and GICC CTLR.EOImodeS == 1.
  - If the access is Non-secure and <u>GICC\_CTLR</u>.EOImodeNS == 1.

The following writes must be ignored:

- Writes to this register when the corresponding EOImode field in <u>GICC\_CTLR</u> == 0. In systems that support system error generation, an implementation might generate a system error.
- Writes to this register when the corresponding EOImode field in GICC\_CTLR == 0 and the corresponding interrupt is not active. In systems that support system error generation, an implementation might generate a system error. In implementations using the GIC Stream Protocol Interface, these writes correspond to a Deactivate packet for an interrupt that is not active. For more information, see 'Deactivate (ICC)' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

If the corresponding EOImode field in <u>GICC\_CTLR</u> is 1 and this register is written to without a corresponding write to <u>GICC\_EOIR</u> or <u>GICC\_AEOIR</u>, the interrupt is deactivated but the bit corresponding to it in the active priorities registers remains set.

When affinity routing is enabled for a Security state, it is a programming error to use memory-mapped registers to access the GIC.

#### GICC DIR can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
GIC CPU interface	0x1000	GICC_DIR

This interface is accessible as follows:

- When GICD CTLR.DS == 0, accesses to this register are **WO**.
- When an access is Secure, accesses to this register are **WO**.
- When an access is Non-secure, accesses to this register are **WO**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.