LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH

Atomic bit clear on halfword in memory atomically loads a 16-bit halfword from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDCLRAH and LDCLRALH load from memory with acquire semantics.
- LDCLRLH and LDCLRALH store to memory with release semantics.
- LDCLRH has neither acquire nor release semantics.

For more information about memory ordering semantics, see *Load-Acquire*, *Store-Release*.

For information about memory accesses, see *Load/Store addressing modes*. This instruction is used by the alias STCLRH, STCLRLH.

Integer (FEAT_LSE)

31 30 29 28 27	26 25 24 23 22 21 20 19 18 17 10	5 15 14 13 12 11 10	9 8 7 6 5	4 3 2 1 0
0 1 1 1 1	0 0 0 A R 1 Rs	0 0 0 1 0 0	Rn	Rt
size		opc		

```
LDCLRAH (A == 1 \&\& R == 0)
```

```
LDCLRAH <Ws>, <Wt>, [<Xn | SP>]
```

LDCLRALH (A == 1 && R == 1)

LDCLRH (A == 0 && R == 0)

LDCLRLH (A == 0 && R == 1)

```
if !IsFeatureImplemented(FEAT_LSE) then UNDEFINED;
integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);

boolean acquire = A == '1' && Rt != '11111';
boolean release = R == '1';
boolean tagchecked = n != 31;
```

Assembler Symbols

<ws></ws>	Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
<wt></wt>	Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Alias Conditions

Alias	Is preferred when		
STCLRH, STCLRLH	A == '0' && Rt == '11111'		

Operation

Sh Pseu

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56 Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.