<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Pseu

## **SQRSHRN**

Signed saturating rounding shift right narrow by immediate and interleave

Shift right by an immediate value, the signed integer value in each element of the group of two source vectors and place the two-way interleaved rounded results in the half-width destination elements. Each result element is saturated to the half-width N-bit element's signed integer range  $-2^{(N-1)}$  to  $(2^{(N-1)})$ -1. The immediate shift amount is an unsigned value in the range 1 to 16.

This instruction is unpredicated.

## SVE2 (FEAT SVE2p1)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 0 0 0 1 0 1 1 0 1 1 imm4 0 0 1 0 1 0 Zn 0 Zd

tszh tszl U R
```

```
SQRSHRN < Zd > .H, { < Zn1 > .S - < Zn2 > .S }, # < const >
```

```
if !HaveSME2() && !HaveSVE2p1() then UNDEFINED;
constant integer esize = 16;
integer n = UInt(Zn:'0');
integer d = UInt(Zd);
integer shift = esize - UInt(imm4);
```

## **Assembler Symbols**

<zd></zd>	Is the name of the destination scalable vector register, encoded in the "Zd" field.
<zn1></zn1>	Is the name of the first scalable vector register of a multivector sequence, encoded as "Zn" times 2.
<zn2></zn2>	Is the name of the second scalable vector register of a multi-vector sequence, encoded as "Zn" times 2 plus 1.
<const></const>	Is the immediate shift amount, in the range 1 to 16, encoded in the "imm4" field.

## **Operation**

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV (2 * esize);
bits(VL) result;
```

```
for e = 0 to elements-1
    for i = 0 to 1
        bits(VL) operand = Z[n+i, VL];
    bits(2 * esize) element = Elem[operand, e, 2 * esize];
    integer res = (SInt(element) + (1 << (shift-1))) >> shift;
    Elem[result, 2*e + i, esize] = SignedSat(res, esize);
Z[d, VL] = result;
```

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> Instructions Instructions Instructions Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.