

# ERXGSR\_EL1, Selected Error Record Group Status Register

The ERXGSR\_EL1 characteristics are:

## Purpose

Shows the status for the records in a group of error records.

Accesses [ERRGSR](#) for the group of error records <n> selected by [ERRSELR\\_EL1](#).SEL[15:6].

## Configuration

This register is present only when FEAT\_RASv2 is implemented. Otherwise, direct accesses to ERXGSR\_EL1 are undefined.

## Attributes

ERXGSR\_EL1 is a 64-bit register.

## Field descriptions

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39
<a href="#">S63</a>	<a href="#">S62</a>	<a href="#">S61</a>	<a href="#">S60</a>	<a href="#">S59</a>	<a href="#">S58</a>	<a href="#">S57</a>	<a href="#">S56</a>	<a href="#">S55</a>	<a href="#">S54</a>	<a href="#">S53</a>	<a href="#">S52</a>	<a href="#">S51</a>	<a href="#">S50</a>	<a href="#">S49</a>	<a href="#">S48</a>	<a href="#">S47</a>	<a href="#">S46</a>	<a href="#">S45</a>	<a href="#">S44</a>	<a href="#">S43</a>	<a href="#">S42</a>	<a href="#">S41</a>	<a href="#">S40</a>	<a href="#">S39</a>
<a href="#">S31</a>	<a href="#">S30</a>	<a href="#">S29</a>	<a href="#">S28</a>	<a href="#">S27</a>	<a href="#">S26</a>	<a href="#">S25</a>	<a href="#">S24</a>	<a href="#">S23</a>	<a href="#">S22</a>	<a href="#">S21</a>	<a href="#">S20</a>	<a href="#">S19</a>	<a href="#">S18</a>	<a href="#">S17</a>	<a href="#">S16</a>	<a href="#">S15</a>	<a href="#">S14</a>	<a href="#">S13</a>	<a href="#">S12</a>	<a href="#">S11</a>	<a href="#">S10</a>	<a href="#">S9</a>	<a href="#">S8</a>	<a href="#">S7</a>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7

**S<q>, bit [q], for q = 63 to 0**  
**When error record <m> is implemented and error record <m> supports this type of reporting:**

The status for error record <m>, where  $m = q + (\text{UInt}(\text{ERRSELR\_EL1.SEL}[15:6]) \hat{-} 64)$ . A read-only copy of [ERR<m>STATUS.V](#).

S<q>	Meaning
0b0	No error.
0b1	One or more errors.

## Otherwise:

Reserved, res0.

## Accessing ERXGSR\_EL1

If [ERRIDR\\_EL1](#).NUM is 0x0000 or [ERRSELR\\_EL1](#).SEL[15:6] is greater than or equal to [ERRIDR\\_EL1](#).NUM, then one of the following occurs:

- An unknown group of error records are selected.
- ERXGSR\_EL1 is RAZ.
- Direct reads of ERXGSR\_EL1 are NOPs.
- Direct reads of ERXGSR\_EL1 are undefined.

Accesses to this register use the following encodings in the System register encoding space:

### MRS <Xt>, ERXGSR\_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0101	0b0011	0b010

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
    when SDD == '1'" && SCR_EL3.TERR == '1' then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.TERR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
    IsFeatureImplemented(FEAT_FGT2) && HaveEL(EL3) &&
    SCR_EL3.FGTEn2 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
    IsFeatureImplemented(FEAT_FGT2) &&
    HFGRTR2_EL2.nERXGSR_EL1 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && SCR_EL3.TERR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = ERXGSR_EL1;
    elsif PSTATE.EL == EL2 then
        if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
        && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
        when SDD == '1'" && SCR_EL3.TERR == '1' then
            UNDEFINED;
        elsif HaveEL(EL3) && SCR_EL3.TERR == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
```

```
else
    X[t, 64] = ERXGSR_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ERXGSR_EL1;
```

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.