External

Registers

GICR_ISPENDR<n>E, Interrupt Set-Pending Registers, n = 1 - 2

The GICR ISPENDR<n>E characteristics are:

Purpose

Adds the pending state to the corresponding PPI.

Configuration

This register is present only when FEAT_GICv3p1 is implemented. Otherwise, direct accesses to GICR_ISPENDR<n>E are res0.

A copy of this register is provided for each Redistributor.

Attributes

GICR ISPENDR<n>E is a 32-bit register.

Field descriptions

31 30 29 28 27

Set_pending_bit31Set_pending_bit30Set_pending_bit29Set_pending_bit28Set_pending_bit27Set_pending_bit27Set_pending_bit28Set_pending_bit27Set_pending_bit28Set_pe

Set pending bit<x>, bit [x], for x = 31 to 0

For the extended PPIs, adds the pending state to interrupt number x. Reads and writes have the following behavior:

Set_pending_bit <x></x>	Meaning
0b0	If read, indicates that the
	corresponding interrupt is not pending on this PE. If written, has no effect.

If read, indicates that the corresponding interrupt is pending, or active and pending on this PE.

If written, changes the state of the corresponding interrupt from inactive to pending, or from active to active and pending.

This has no effect in the following cases:

- If the interrupt is already pending because of a write to GICR ISPENDR<n>E.
- If the interrupt is already pending because the corresponding interrupt signal is asserted. In this case, the interrupt remains pending if the interrupt signal is deasserted.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

For INTID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICR_ISPENDR<n>E number, n, is given by n = (m-1024) DIV 32.
- The offset of the required GICR ISPENDR<n>E is (0x200 + (4*n)).
- The bit number of the required group modifier bit in this register is (m-1024) MOD 32.

Accessing GICR_ISPENDR<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICR ISPENDR<n>E, the corresponding bit is res0.

When <u>GICD_CTLR</u>.DS==0, bits corresponding to Secure PPIs are RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

GICR_ISPENDR<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Redistributor		0x0200 + (4 * n)	GICR_ISPENDR <n>E</n>

Accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.