External

Registers

# AMPIDR4, Activity Monitors Peripheral Identification Register 4

The AMPIDR4 characteristics are:

## **Purpose**

Provides information to identify an activity monitors component.

For more information, see 'About the Peripheral identification scheme'.

# **Configuration**

It is implementation defined whether AMPIDR4 is implemented in the Core power domain or in the Debug power domain.

Implementation of this register is optional.

This register is present only when FEAT AMUv1 is implemented.

## **Attributes**

AMPIDR4 is a 32-bit register.

# **Field descriptions**

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4	3 2 1 0
RES0		DES_2

#### Bits [31:8]

Reserved, res0.

#### **SIZE, bits [7:4]**

Size of the component.  $\log_2$  of the number of 4KB pages from the start of the component to the end of the component ID registers.

Reads as 0b0000.

Access to this field is **RO**.

### **DES 2, bits [3:0]**

Designer. JEP106 continuation code, least significant nibble.

For Arm Limited, this field is 0b0100.

This field has an implementation defined value.

Access to this field is **RO**.

# **Accessing AMPIDR4**

## AMPIDR4 can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
AMU	0xFD0	AMPIDR4

Accesses on this interface are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.