TRCCONFIGR, Trace Configuration Register

The TRCCONFIGR characteristics are:

Purpose

Controls the tracing options.

Configuration

External register TRCCONFIGR bits [31:0] are architecturally mapped to AArch64 System register TRCCONFIGR[31:0].

This register is present only when FEAT_ETE is implemented and FEAT_TRC_EXT is implemented. Otherwise, direct accesses to TRCCONFIGR are res0.

Attributes

TRCCONFIGR is a 32-bit register.

Field descriptions

31302928272625242322212019 18 17 16 15 1413 12 11 10 9 8 7 6 5 4 3 2 1 0

RESO | ITORESO | VMIDOPT | QE | RSTS | RESO | VMID | CIDRESO | CCIBB | RESO | RES1 |

Bits [31:19]

Reserved, res0.

ITO, bit [18] When TRCIDRO.ITE == 1:

Instrumentation Trace Override.

ITO	Meaning
0d0	Instrumentation Trace Override disabled.
0b1	Instrumentation Trace Override enabled.

This field is ignored when SelfHostedTraceEnabled() returns TRUE.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bits [17:16]

Reserved, res0.

VMIDOPT, bit [15] When TRCIDR2.VMIDOPT == 0b01:

Virtual context identifier selection control.

VMIDOPT	Meaning
0b0	VTTBR_EL2.VMID is used
	as the Virtual context
	identifier.
0b1	CONTEXTIDR EL2.PROCID
	is used as the $\overline{ m V}$ irtual
	context identifier.

When TRCIDR2.VMIDOPT == 0b00:

Reserved, res0.

Virtual context identifier selection control.

VTTBR EL2.VMID is used as the Virtual context identifier.

When TRCIDR2.VMIDOPT == 0b10:

Reserved, res1.

Virtual context identifier selection control.

CONTEXTIDR EL2.PROCID is used as the Virtual context identifier.

Otherwise:

Reserved, res0.

QE, bits [14:13] When TRCIDRO.QSUPP == 0b01:

Q element generation control.

QE	Meaning
0b00	Q elements are disabled.
0b01	Q elements with instruction counts are enabled. Q elements without instruction counts are disabled.

All other values are reserved.

When TRCIDRO.QSUPP == 0b10:

Q element generation control.

QE	Meaning
0b00	Q elements are disabled.
0b11	Q elements with instruction
	counts are enabled.
	Q elements without instruction
	counts are enabled.

All other values are reserved.

When TRCIDRO.QSUPP == 0b11:

Q element generation control.

QE	Meaning
0b00	Q elements are disabled.
0b01	Q elements with instruction counts are enabled.
	Q elements without instruction counts are disabled.
0b11	Q elements with instruction counts are enabled.
	Q elements without instruction
	counts are enabled.

All other values are reserved.

Otherwise:

Reserved, res0.

RS, bit [12] When TRCIDRO.RETSTACK == 1:

Return stack control.

RS	Meaning
0b0	Return stack is disabled.
0b1	Return stack is enabled.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

TS, bit [11] When TRCIDR0.TSSIZE != 0b00000:

Global timestamp tracing control.

TS	Meaning
0b0	Global timestamp tracing is disabled.
0b1	Global timestamp tracing is enabled.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bits [10:8]

Reserved, res0.

VMID, bit [7] When TRCIDR2.VMIDSIZE != 0b00000:

Virtual context identifier tracing control.

VMID	Meaning	

0d0	Virtual context identifier tracing
	is disabled.
0b1	Virtual context identifier tracing
	is enabled.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

CID, bit [6] When TRCIDR2.CIDSIZE != 0b00000:

Context identifier tracing control.

CID	Meaning
0b0	Context identifier tracing is disabled.
0b1	Context identifier tracing is enabled.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bit [5]

Reserved, res0.

CCI, bit [4] When TRCIDR0.TRCCCI == 1:

Cycle counting instruction tracing control.

CCI	Meaning
0d0	Cycle counting instruction tracing is disabled.
0b1	Cycle counting instruction tracing is enabled.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

BB, bit [3] When TRCIDR0.TRCBB == 1:

Branch broadcasting control.

BB	Meaning
0b0	Branch broadcasting is disabled.
0b1	Branch broadcasting is enabled.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bits [2:1]

Reserved, res0.

Bit [0]

Reserved, res1.

Accessing TRCCONFIGR

Must always be programmed.

TRCCONFIGR.QE must be set to 0b00 if TRCCONFIGR.BB is not 0.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

TRCCONFIGR can be accessed through the external debug interface:

Component	Offset	Instance
ETE	0x010	TRCCONFIGR

This interface is accessible as follows:

- When OSLockStatus(), or !IsTraceCorePowered() or ! AllowExternalTraceAccess(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.