<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Pseu

STZ2G

Store Allocation Tags, Zeroing stores an Allocation Tag to two Tag granules of memory, zeroing the associated data locations. The address used for the store is calculated from the base register and an immediate signed offset scaled by the Tag granule. The Allocation Tag is calculated from the Logical Address Tag in the source register.

This instruction generates an Unchecked access.

It has encodings from 3 classes: Post-index, Pre-index and Signed offset

Post-index (FEAT MTE)

```
STZ2G <Xt | SP>, [<Xn | SP>], #<simm>
```

```
if !IsFeatureImplemented(FEAT_MTE) then UNDEFINED;
integer n = UInt(Xn);
integer t = UInt(Xt);
bits(64) offset = LSL(SignExtend(imm9, 64), LOG2_TAG_GRANULE);
boolean writeback = TRUE;
boolean postindex = TRUE;
```

Pre-index (FEAT MTE)

```
STZ2G <Xt | SP>, [<Xn | SP>, #<simm>]!
```

```
if !IsFeatureImplemented(FEAT_MTE) then UNDEFINED;
integer n = UInt(Xn);
integer t = UInt(Xt);
bits(64) offset = LSL(SignExtend(imm9, 64), LOG2 TAG GRANULE);
boolean writeback = TRUE;
boolean postindex = FALSE;
```

Signed offset (FEAT_MTE)

```
STZ2G <Xt | SP>, [<Xn | SP>{, #<simm>}]

if !IsFeatureImplemented(FEAT_MTE) then UNDEFINED;
integer n = UInt(Xn);
```

```
integer t = <u>UInt(Xt);</u>
bits(64) offset = <u>LSL(SignExtend(imm9, 64), LOG2 TAG GRANULE);</u>
boolean writeback = FALSE;
boolean postindex = FALSE;
```

Assembler Symbols

<Xt|SP> Is the 64-bit name of the general-purpose source register or

stack pointer, encoded in the "Xt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or

stack pointer, encoded in the "Xn" field.

bits (64) data = if t == 31 then SP[] else X[t, 64];

<simm> Is the optional signed immediate offset, a multiple of 16 in

the range -4096 to 4080, defaulting to 0 and encoded in the

"imm9" field.

Operation

bits(64) address;

if n == 31 then

else

SP[] = address;

X[n, 64] = address;

```
bits(4) tag = AArch64.AllocationTagFromAddress(data);
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
if !postindex then
    address = address + offset;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescLDGSTG</u>(<u>MemOp_STORE</u>);
if !<u>IsAligned</u>(address, <u>TAG_GRANULE</u>) then
    AArch64.Abort (address, AlignmentFault (accdesc));
Mem[address, TAG_GRANULE, accdesc] = Zeros(TAG_GRANULE * 8);
Mem[address+TAG_GRANULE, TAG_GRANULE, accdesc] = Zeros(TAG_GRANULE * 8)
AArch64.MemTag[address, accdesc] = tag;
AArch64.MemTag[address+TAG_GRANULE, accdesc] = tag;
if writeback then
    if postindex then
        address = address + offset;
```

 $Internal\ version\ only:\ is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Sh

Pseu

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.