<u>by</u>	<u>Sh</u>
ing	Pseud

#### **SM4EKEY**

## SM4 key updates

The SM4EKEY instruction reads four rounds of 32-bit input key values from each 128-bit segment of the first source vector, along with four rounds of 32-bit constants from the corresponding 128-bit segment of the second source vector. The four rounds of output key values are derived in accordance with the SM4 standard, and placed in the corresponding segments of the destination vector. This instruction is unpredicated.

ID\_AA64ZFR0\_EL1.SM4 indicates whether this instruction is implemented. This instruction is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

# SVE2 (FEAT\_SVE\_SM4)

```
3130292827262524 23 22 212019181716151413121110 9 8 7 6 5 4 3 2 1 0

0 1 0 0 0 1 0 1 0 0 0 1 Zm 1 1 1 1 0 0 Zn Zd

size<1>size<0>
```

```
SM4EKEY <Zd>.S, <Zn>.S, <Zm>.S
```

```
if !HaveSVE() | !HaveSVE2SM4() then UNDEFINED;
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Zd);
```

## **Assembler Symbols**

<Zd> Is the name of the destination scalable vector register, encoded in the "Zd" field.

<Zn> Is the name of the first source scalable vector register,

encoded in the "Zn" field.

<Zm> Is the name of the second source scalable vector register,

encoded in the "Zm" field.

#### Operation

```
CheckNonStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer segments = VL DIV 128;
bits(VL) operand1 = Z[n, VL];
bits(VL) operand2 = Z[m, VL];
bits(VL) result;

for s = 0 to segments-1
    bits(128) source = Elem[operand2, s, 128];
```

```
bits(32) intval;
    bits(8) sboxout;
    bits(32) const;
    bits(128) roundresult = <a>Elem</a>[operand1, s, 128];
    for index = 0 to 3
         const = Elem[source, index, 32];
         intval = roundresult<127:96> EOR roundresult<95:64> EOR roundresult<
         for i = 0 to 3
              \underline{\text{Elem}}[\text{intval, i, 8}] = \underline{\text{Sbox}}(\underline{\text{Elem}}[\text{intval, i, 8}]);
         intval = intval EOR ROL (intval, 13) EOR ROL (intval, 23);
         intval = intval EOR roundresult<31:0>;
         roundresult<31:0> = roundresult<63:32>;
         roundresult<63:32> = roundresult<95:64>;
         roundresult<95:64> = roundresult<127:96>;
         roundresult<127:96> = intval;
    Elem[result, s, 128] = roundresult;
Z[d, VL] = result;
```

### **Operational information**

### If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu