# POR\_EL3, Permission Overlay Register 3 (EL3)

The POR EL3 characteristics are:

#### **Purpose**

Stage 1 Permission Overlay Register for privileged access of the EL3 translation regime.

### **Configuration**

This register is present only when FEAT\_S1POE is implemented. Otherwise, direct accesses to POR EL3 are undefined.

#### **Attributes**

POR EL3 is a 64-bit register.

### Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

Perm15	Perm14	Perm13	Perm12	Perm11	Perm10	Perm9	Perm8
Perm7	Perm6	Perm5	Perm4	Perm3	Perm2	Perm1	Perm0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### Perm<m>, bits [4m+3:4m], for m = 15 to 0

Perm Represents Stage 1 Overlay Permissions.

Perm <m></m>	Meaning
000000	No access.
0b0001	Read.
0b0010	Execute.
0b0011	Read, Execute.
0b0100	Write.
0b0101	Write, Read.
0b0110	Write, Execute.
0b0111	Read, Write, Execute.
0b1xxx	Reserved - treated as No
	access

When VMSAv9-128 is not in use, fields Perm[8] to Perm[15] are not used.

This field is not permitted to be cached in a TLB.

When Stage 1 Overlay mechanism is disabled, this register is ignored.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

### **Accessing POR\_EL3**

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, POR\_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b1010	0b0010	0b100

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    X[t, 64] = POR_EL3;
```

## MSR POR EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b1010	0b0010	0b100

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    POR_EL3 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.