<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Pseu

### **LDTRSB**

Load Register Signed Byte (unprivileged) loads a byte from memory, signextends it to 32 bits or 64 bits, and writes the result to a register. The address that is used for the load is calculated from a base register and an immediate offset.

Memory accesses made by the instruction behave as if the instruction was executed at EL0 if the *Effective value* of PSTATE.UAO is 0 and either:

- The instruction is executed at EL1.
- The instruction is executed at EL2 when the *Effective value* of *HCR EL2*.{E2H, TGE} is {1, 1}.

Otherwise, the memory access operates with the restrictions determined by the Exception level at which the instruction is executed. For information about memory accesses, see *Load/Store addressing modes*.

31 30 29 2	8 27 26 25	5 24 23 2	2 21	. 20 19 18 17 16 15 14 13 12 1	11 10	9 8 7 6 5	4 3 2 1 0
0 0 1 1	L 1 0 0	0 1 >	<b>(</b> 0	imm9	1 0	Rn	Rt
size		opo	-				

## 32-bit (opc == 11)

```
LDTRSB <Wt>, [<Xn|SP>{, #<simm>}]

64-bit (opc == 10)

LDTRSB <Xt>, [<Xn|SP>{, #<simm>}]

bits(64) offset = SignExtend(imm9, 64);
```

## **Assembler Symbols**

<wt></wt>	Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<xt></xt>	Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<simm></simm>	Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

#### **Shared Decode**

```
integer n = UInt(Rn);
integer t = UInt(Rt);
MemOp memop;
boolean signed;
integer regsize;
if opc<1> == '0' then
    // store or zero-extending load
    memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;
    regsize = 32;
    signed = FALSE;
else
    // sign-extending load
   memop = MemOp LOAD;
    regsize = if opc<0> == '1' then 32 else 64;
    signed = TRUE;
boolean tagchecked = memop != MemOp_PREFETCH && (n != 31);
```

# Operation

```
bits(64) address;
bits(8) data;
boolean privileged = AArch64.IsUnprivAccessPriv();
AccessDescriptor accdesc = CreateAccDescGPR (memop, FALSE, privileged, t
if n == 31 then
    if memop != MemOp PREFETCH then CheckSPAlignment();
   address = SP[];
else
    address = X[n, 64];
address = address + offset;
case memop of
    when MemOp STORE
        data = X[t, 8];
        Mem[address, 1, accdesc] = data;
    when MemOp LOAD
        data = Mem[address, 1, accdesc];
        if signed then
            X[t, regsize] = SignExtend(data, regsize);
        else
            X[t, regsize] = ZeroExtend(data, regsize);
    when MemOp_PREFETCH
        Prefetch (address, t<4:0>);
```

## **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Sh Pseu Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel ; Build timestamp: 2023-09-18T17:56 Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.