RCWCLRP, RCWCLRPA, RCWCLRPAL

Read Check Write atomic bit Clear on quadword in memory atomically loads a 128-bit quadword from memory, performs a bitwise AND with the complement of the value held in a pair of registers on it, and conditionally stores the result back to memory. Storing of the result back to memory is conditional on RCW Checks. The value initially loaded from memory is returned in the same pair of registers. This instruction updates the condition flags based on the result of the update of memory.

- RCWCLRPA and RCWCLRPAL load from memory with acquire semantics.
- RCWCLRPL and RCWCLRPAL store to memory with release semantics.
- RCWCLRP has neither acquire nor release semantics.

```
Integer (FEAT_D128 && FEAT_THE)
```

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 0 0 1 1 0 0 1 A R 1 Rt2 1 0 0 1 0 0 Rn Rt

S 03 opc
```

```
RCWCLRP (A == 0 \&\& R == 0)
```

```
RCWCLRP <Xt1>, <Xt2>, [<Xn | SP>]
```

RCWCLRPA (A == 1 && R == 0)

```
RCWCLRPA <Xt1>, <Xt2>, [<Xn | SP>]
```

RCWCLRPAL (A == 1 && R == 1)

```
RCWCLRPAL <Xt1>, <Xt2>, [<Xn | SP>]
```

RCWCLRPL (A == 0 && R == 1)

boolean tagchecked = n != 31;

```
RCWCLRPL <Xt1>, <Xt2>, [<Xn | SP>]

if !IsFeatureImplemented(FEAT_D128) | !IsFeatureImplemented(FEAT_THE)
if Rt == '11111' then UNDEFINED;
if Rt2 == '11111' then UNDEFINED;
integer t = UInt(Rt);
integer t2 = UInt(Rt2);
integer n = UInt(Rn);

boolean acquire = A == '1';
boolean release = R == '1';
```

Assembler Symbols

Is the 64-bit name of the first general-purpose register to be transferred, encoded in the "Rt" field.

<Xt2> Is the 64-bit name of the second general-purpose register to be transferred, encoded in the "Rt2" field.

Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Operation

<Xn|SP>

```
if !IsD128Enabled(PSTATE.EL) then UNDEFINED;
bits(64) address;
bits(64) value1;
bits(64) value2;
bits(128) newdata;
bits(128) readdata;
bits(4) nzcv;
AccessDescriptor accdesc = CreateAccDescRCW (MemAtomicOp_BIC, FALSE, acc
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
value1 = X[t, 64];
value2 = X[t2, 64];
newdata = if <a href="BigEndian">BigEndian</a> (accdesc.acctype) then value1: value2 else value2:
bits(128) compdata = bits(128) UNKNOWN;
                                                // Irrelevant when not execu
(nzcv, readdata) = MemAtomicRCW(address, compdata, newdata, accdesc);
PSTATE.\langle N, Z, C, V \rangle = nzcv;
if rt unknown then
    readdata = bits(128) UNKNOWN;
if BigEndian (accdesc.acctype) then
    X[t, 64] = readdata<127:64>;
    \overline{X}[t2, 64] = readdata<63:0>;
else
    X[t, 64] = readdata<63:0>;
    X[t2, 64] = readdata<127:64>;
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base SIMD&FP SVE SME Index by Instructions Instructions Instructions Encoding</u>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu