Index by Sh Encoding Pseu

SIMD&FP Base Instructions **Instructions** 

SVE **Instructions** 

**SME** Instructions

#### **MOVK**

Move wide with keep moves an optionally-shifted 16-bit immediate value into a register, keeping other bits unchanged.

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
sf 1 1 1 0 0 1 0 1 hw
                                       imm16
                                                                 Rd
  opc
32-bit (sf == 0 \&\& hw == 0x)
       MOVK <Wd>, #<imm>{, LSL #<shift>}
64-bit (sf == 1)
       MOVK <Xd>, #<imm>{, LSL #<shift>}
   if sf == '0' && hw<1> == '1' then UNDEFINED;
```

constant integer datasize = 32 << <u>UInt(sf);</u> constant integer pos = UInt(hw:'0000');

# **Assembler Symbols**

< Wd >

integer d = UInt(Rd);

Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field. < Xd >Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field. <imm> Is the 16-bit unsigned immediate, in the range 0 to 65535, encoded in the "imm16" field. <shift> For the 32-bit variant: is the amount by which to shift the immediate left, either 0 (the default) or 16, encoded in the "hw" field as <shift>/16. For the 64-bit variant: is the amount by which to shift the immediate left, either 0 (the default), 16, 32 or 48, encoded

#### Operation

```
bits(datasize) result;
result = X[d, datasize];
result<pos+15:pos> = imm16;
X[d, datasize] = result;
```

in the "hw" field as <shift>/16.

# **Operational information**

### If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu