Index by

Encoding

Base SIMD&FP Instructions

SVE Instructions SME Instructions

LDRSH (register)

Load Register Signed Halfword (register) calculates an address from a base register value and an offset register value, loads a halfword from memory, sign-extends it, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 1 1 0 0 0 1 x 1 Rm option S 1 0 Rn Rt

size opc
```

32-bit (opc == 11)

```
LDRSH <Wt>, [<Xn | SP>, (<Wm> | <Xm>) {, <extend> {<amount>}}]
```

64-bit (opc == 10)

Assembler Symbols

<wt></wt>	Is the 32-bit name of the general-purpose register to be

transferred, encoded in the "Rt" field.

<Xt> Is the 64-bit name of the general-purpose register to be

transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or

stack pointer, encoded in the "Rn" field.

<Wm> When option<0> is set to 0, is the 32-bit name of the

general-purpose index register, encoded in the "Rm" field.

<Xm> When option<0> is set to 1, is the 64-bit name of the

general-purpose index register, encoded in the "Rm" field.

<extend>

Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in "option":

option	<extend></extend>		
010	UXTW		
011	LSL		
110	SXTW		
111	SXTX		

<amount>

Is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

S	<amount></amount>
0	#0
1	#1

Shared Decode

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer m = UInt(Rm);
MemOp memop;
boolean signed;
integer regsize;
if opc<1> == '0' then
    // store or zero-extending load
    memop = if opc<0> == '1' then MemOp LOAD else MemOp STORE;
    regsize = 32;
    signed = FALSE;
else
    // sign-extending load
    memop = \underline{MemOp} \underline{LOAD};
    regsize = if opc<0> == '1' then 32 else 64;
    signed = TRUE;
boolean tagchecked = memop != MemOp_PREFETCH;
```

Operation

```
bits (64) offset = <a href="ExtendReg">ExtendReg</a> (m, extend_type, shift, 64);
bits(64) address;
bits(16) data;
boolean privileged = PSTATE.EL != ELO;
AccessDescriptor accdesc = CreateAccDescGPR (memop, FALSE, privileged, t
if n == 31 then
    if memop != MemOp_PREFETCH then CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
address = address + offset;
case memop of
    when MemOp_STORE
        data = X[t, 16];
        Mem[address, 2, accdesc] = data;
    when MemOp_LOAD
        data = Mem[address, 2, accdesc];
```

```
if signed then
          X[t, regsize] = SignExtend(data, regsize);
else
          X[t, regsize] = ZeroExtend(data, regsize);
when MemOp_PREFETCH
     Prefetch(address, t<4:0>);
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu