AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

MSMON_MBWU_OFSR, MPAM MBWU Monitor Overflow Status Register

The MSMON MBWU OFSR characteristics are:

Purpose

MSMON_MBWU_OFSR is a 32-bit read-only register that shows bitmap of MBWU monitor instance overflow status for a contiguous group of 32 monitor instances.

MSMON_MBWU_OFSR_s gives a bitmap of pending MBWU overflow status for 32 Secure MBWU monitor instances.

MSMON_MBWU_OFSR_ns gives a bitmap of pending MBWU overflow status for 32 Non-secure MBWU monitor instances.

MSMON_MBWU_OFSR_rt gives a bitmap of pending MBWU overflow status for 32 Root MBWU monitor instances. MSMON_MBWU_OFSR_rl gives a bitmap of pending MBWU overflow status for 32 Realm MBWU monitor instances.

Configuration

This register is present only when FEAT_MPAM is implemented, MPAMF_IDR.HAS_MSMON == 1, MPAMF_MSMON_IDR.MSMON_MBWU == 1 and MPAMF_MBWUMON_IDR.HAS_OFSR == 1. Otherwise, direct accesses to MSMON_MBWU_OFSR are res0.

The power and reset domain of each MSC component is specific to that component.

Attributes

MSMON_MBWU_OFSR is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22

OFPND31OFPND30OFPND29OFPND28OFPND27OFPND26OFPND25OFPND24OFPND23OFPND22OFF

OFPND $\langle i \rangle$, bit [i], for i = 31 to 0

Overflow status bitmap for MBWU monitor instances. The RIS and the contiguous range of MBWU monitor instances are set in MSMON_CFG_MON_SEL, i of 0 corresponds to the MBWU monitor instance MSMON_CFG_MON_SEL, MON_SEL & 0xFFE0.

OFPND <i></i>	Meaning
0b0	MBWU monitor instance
	(<u>MSMON_CFG_MON_SEL</u> .MON_SEL
	& $0 \times FFEO + i$) does not have a
	pending overflow.
0b1	MBWU monitor instance
	(MSMON CFG MON SEL.MON SEL
	& $0 \times FFEO + i$) has a pending
	overflow.

After reading <u>MSMON_OFLOW_SR</u> to determine that an MBWU monitor instance has a pending overflow and which RIS values have pending overflows, an interrupt service routine could poll groups of 32 monitor instances in a RIS for pending monitors by reading this bitmap and incrementing <u>MSMON_CFG_MON_SEL</u>.MON_SEL by 32.

A pending overflow may be in either the MSMON_CFG_MBWU_CTL.OFLOW_STATUS or MSMON_CFG_MBWU_CTL.OFLOW_STATUS L field.

Accessing MSMON MBWU OFSR

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MSMON_MBWU_OFSR_s must only be accessible from the Secure MPAM feature page.
- MSMON_MBWU_OFSR_ns must only be accessible from the Nonsecure MPAM feature page.
- MSMON_MBWU_OFSR_rt must only be accessible from the Root MPAM feature page.
- MSMON_MBWU_OFSR_rl must only be accessible from the Realm MPAM feature page.

MSMON_MBWU_OFSR_s, MSMON_MBWU_OFSR_ns, MSMON_MBWU_OFSR_rt, and MSMON_MBWU_OFSR_rl must be separate registers:

- The Secure instance (MSMON_MBWU_OFSR_s) accesses the MBWU monitor overflow status bitmap used for Secure PARTIDs.
- The Non-secure instance (MSMON_MBWU_OFSR_ns) accesses the MBWU monitor overflow status bitmap used for Non-secure PARTIDs.

- The Root instance (MSMON_MBWU_OFSR_rt) accesses the MBWU monitor overflow status bitmap used for Root PARTIDs.
- The Realm instance (MSMON_MBWU_OFSR_rl) accesses the MBWU monitor overflow status bitmap used for Realm PARTIDs.

MSMON_MBWU_OFSR can be accessed through the memory-mapped interfaces:

Component	Frame	Frame Offset In	
MPAM	MPAMF_BASE_s	0x0898	MSMON_MBWU_OFSR_s

Accesses on this interface are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x0898	MSMON_MBWU_OFSR_ns

Accesses on this interface are **RO**.

Component Frame		Offset	Instance	
MPAM	MPAMF_BASE_rt	0x0898	MSMON_MBWU_OFSR_rt	

When FEAT RME is implemented, accesses on this interface are **RO**.

Component	mponent Frame		Instance	
MPAM	MPAMF_BASE_rl	0x0898	MSMON_MBWU_OFSR_rl	

When FEAT RME is implemented, accesses on this interface are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by
Registers	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

External Registers

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.