<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Pseu

## DCPS2

Debug Change PE State to EL2, when executed in Debug state:

- If executed at EL0 or EL1 changes the current Exception level and SP to EL2 using SP EL2.
- Otherwise, if executed at ELx, selects SP ELx.

The target exception level of a DCPS2 instruction is:

- EL2 if the instruction is executed at an exception level that is not EL3
- EL3 if the instruction is executed at EL3.

When the target Exception level of a DCPS2 instruction is ELx, on executing this instruction:

- ELR ELx becomes unknown.
- SPSR ELx becomes unknown.
- ESR ELx becomes unknown.
- DLR EL0 and DSPSR EL0 become unknown.
- The endianness is set according to *SCTLR ELx*.EE.

This instruction is undefined at the following exception levels:

- All exception levels if EL2 is not implemented.
- At ELO and EL1 if EL2 is disabled in the current Security state.

This instruction is always undefined in Non-debug state.

For more information on the operation of the DCPS<n> instructions, see *DCPS*.

```
DCPS2 {#<imm>}

if !Halted() then UNDEFINED;
```

## **Assembler Symbols**

<imm>

Is an optional 16-bit unsigned immediate, in the range 0 to 65535, defaulting to 0 and encoded in the "imm16" field.

## Operation

```
DCPSInstruction(LL);
```

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel ; Build timestamp: 2023-09-18T17:56

Sh Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.