AArch64
Instructions

Index by Encoding

External Registers

# VSTTBR\_EL2, Virtualization Secure Translation Table Base Register

The VSTTBR EL2 characteristics are:

## **Purpose**

The base register for stage 2 of the Secure EL1&0 translation regime. Holds the base address of the translation table for the initial lookup for stage 2 of an address translation in the Secure EL1&0 translation regime, and other information for this translation stage.

## **Configuration**

This register is present only when FEAT\_SEL2 is implemented. Otherwise, direct accesses to VSTTBR EL2 are undefined.

This register has no effect if EL2 is not enabled in the current Security state.

### **Attributes**

VSTTBR EL2 is a 64-bit register.

## Field descriptions

## When FEAT\_D128 is implemented and VTCR\_EL2.D128 == 1:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33   32						32
RESO BADDR						
	BADDR			RESC	SKL	CnP
31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7	6 5	4 3	2 1	0

#### Bits [63:56]

Reserved, res0.

#### **BADDR**, bits [55:5]

- Bits A[55:x] of the stage 2 translation table base address bits are in register bits[55:x].
- Bits A[(x-1):0] of the stage 2 translation table base address are zero.

Address bit x is the minimum address bit required to align the translation table to the size of the table. x is calculated based on

LOG2(StartTableSize), as described in VMSAv9-128. The smallest permitted value of x is 5.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Bits [4:3]

Reserved, res0.

#### **SKL**, bits [2:1]

Skip Level. Skip Level determines the number of levels to be skipped from the regular start level of the Secure Stage 2 translation table walk.

SKL	Meaning
0b00	Skip 0 level from the regular start level.
0b01	Skip 1 level from the regular start level.
0b10	Skip 2 levels from the regular start level.
0b11	Skip 3 levels from the regular start level.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### CnP, bit [0]

Common not Private, for stage 2 of the Secure EL1&0 translation regime. In an implementation that includes FEAT\_TTCNP, indicates whether each entry that is pointed to by VSTTBR\_EL2 is a member of a common set that can be used by every PE in the Inner Shareable domain for which the value of VSTTBR\_EL2.CnP is 1.

CnP	Meaning
0b0	The translation table entries pointed to by VSTTBR_EL2 are permitted to differ from the entries for VSTTBR_EL2 for other
	PEs in the Inner Shareable domain. This is not affected by the value of the current VMID.

The translation table entries pointed to by VSTTBR\_EL2 are the same as the translation table entries for every other PE in the Inner Shareable domain for which the value of VSTTBR\_EL2.CnP is 1 and the VMID is the same as the current VMID.

This bit is permitted to be cached in a TLB.

#### **Note**

If the value of VSTTBR\_EL2.CnP bit is 1 on multiple PEs in the same Inner Shareable domain and those VSTTBR\_EL2s do not point to the same translation table entries when using the current VMID, then the results of translations using VSTTBR\_EL2 are constrained unpredictable, see 'CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values'.

When this register has an architecturally-defined reset value, this field resets to a value that is architecturally unknown.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

# When FEAT\_D128 is not implemented or VTCR\_EL2.D128 == 0:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RESO

BADDR

CnP
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bits [63:48]

Reserved, res0.

#### **BADDR**, bits [47:1]

#### Note

If an OA size of more than 48 bits is in use, and the translation table has fewer than eight entries, the table must be aligned to

64 bytes. Otherwise the translation table must be aligned to the size of the table.

If the value of VTCR EL2.PS is 0b110, then:

- Register bits[47:z] hold bits[47:z] of the stage 2 translation table base address, where z is determined as follows:
  - $\circ$  If x >= 6 then z=x.
  - $\circ$  Otherwise, z=6.
- Register bits[5:2] hold bits[51:48] of the stage 2 translation table base address.
- When z>x register bits[(z-1):x] are res0, and bits[(z-1):x] of the translation table base address are zero.
- When x>6 register bits[(x-1):6] are res0.
- Register bit[1] is res0.
- Bits[5:2] of the stage 2 translation table base address are zero.

#### **Note**

When the value of <a href="ID\_AA64MMFR0\_EL1">ID\_AA64MMFR0\_EL1</a>. PARange indicates that the implementation does not support a 52-bit PA size, if a translation table lookup uses this register with the 64KB translation granule when the Effective value of <a href="VTCR\_EL2">VTCR\_EL2</a>. PS is 0b110 and the value of register bits[5:2] is nonzero, an Address size fault is generated. When the value of <a href="ID\_AA64MMFR0\_EL1">ID\_AA64MMFR0\_EL1</a>. PARange indicates that the implementation supports a 56 bit PA size, bits [55:52] of the stage 2 translation table base address are zero.

If the Effective value of <u>VTCR EL2</u>.PS is not 0b110, then:

- Register bits[47:x] hold bits[47:x] of the stage 2 translation table base address.
- Register bits[(x-1):1] are res0.
- If the implementation supports 52-bit PAs and IPAs then bits[51:48] of the translation table base addresses used in this stage of translation are 0b0000.

If any VSTTBR\_EL2[47:1] bit that is defined as res0 has the value 1 when a translation table walk is performed using VSTTBR\_EL2, then the translation table base address might be misaligned, with effects

that are constrained unpredictable, and must be one of the following:

- Bits[x-1:0] of the translation table base address are treated as if all the bits are zero. The value read back from the corresponding register bits is either the value written to the register or zero.
- The result of the calculation of an address for a translation table walk using this register can be corrupted in those bits that are nonzero.

The AArch64 Virtual Memory System Architecture chapter describes how x is calculated based on the value of <u>VSTCR\_EL2</u>.T0SZ, the stage of translation, and the translation granule size.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### CnP, bit [0]

Common not Private, for stage 2 of the Secure EL1&0 translation regime. In an implementation that includes FEAT\_TTCNP, indicates whether each entry that is pointed to by VSTTBR\_EL2 is a member of a common set that can be used by every PE in the Inner Shareable domain for which the value of VSTTBR\_EL2.CnP is 1.

CnP	Meaning		
0b0	The translation table entries pointed to by VSTTBR_EL2 are		
	permitted to differ from the		
	entries for VSTTBR_EL2 for other PEs in the Inner Shareable		
	domain. This is not affected by the value of the current VMID.		
0b1	The translation table entries pointed to by VSTTBR_EL2 are the same as the translation table		
	entries for every other PE in the		
	Inner Shareable domain for which the value of VSTTBR EL2.CnP is 1		
	and the VMID is the same as the		
	current VMID.		

This bit is permitted to be cached in a TLB.

#### Note

If the value of VSTTBR\_EL2.CnP bit is 1 on multiple PEs in the same Inner Shareable domain and those VSTTBR\_EL2s do not point to the same translation table entries

when using the current VMID, then the results of translations using VSTTBR\_EL2 are constrained unpredictable, see 'CONSTRAINED UNPREDICTABLE behaviors due to caching of control or data values'.

When this register has an architecturally-defined reset value, this field resets to a value that is architecturally unknown.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

## **Accessing VSTTBR EL2**

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, VSTTBR\_EL2

op0	op1	CRn	CRm	op2	
0b11	0b100	0b0010	0b0110	0b000	

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if !IsCurrentSecurityState(SS_Secure) then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.<NV2,NV> == '11'
then
        X[t, 64] = NVMem[0x030];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if !IsCurrentSecurityState(SS_Secure) then
        UNDEFINED;
    else
        X[t, 64] = VSTTBR EL2;
elsif PSTATE.EL == EL3 then
    if SCR_EL3.EEL2 == '0' then
        UNDEFINED;
    else
        X[t, 64] = VSTTBR\_EL2;
```

## MSR VSTTBR EL2, <Xt>

op0	op1	CRn	CRm	op2	
0b11	0b100	0b0010	0b0110	0b000	

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if !IsCurrentSecurityState(SS_Secure) then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.<NV2,NV> == '11'
then
        NVMem[0x030] = X[t, 64];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if !IsCurrentSecurityState(SS_Secure) then
        UNDEFINED;
    else
        VSTTBR\_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    if SCR_EL3.EEL2 == '0' then
        UNDEFINED;
    else
        VSTTBR\_EL2 = X[t, 64];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.