

## CNTPCTSS\_EL0, Counter-timer Self-Synchronized Physical Count Register

The CNTPCTSS\_EL0 characteristics are:

### Purpose

Holds the self-synchronized view of the 64-bit physical count value.

### Configuration

AArch64 System register CNTPCTSS\_EL0 bits [63:0] are architecturally mapped to AArch32 System register [CNTPCTSS\[63:0\]](#).

This register is present only when FEAT\_ECV is implemented. Otherwise, direct accesses to CNTPCTSS\_EL0 are undefined.

All reads to the CNTPCTSS\_EL0 occur in program order relative to reads to [CNTPCT\\_EL0](#) or CNTPCTSS\_EL0.

This register is a self-synchronised view of the [CNTPCT\\_EL0](#) counter, and cannot be read speculatively.

### Attributes

CNTPCTSS\_EL0 is a 64-bit register.

### Field descriptions

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
<a href="#">Self-synchronized physical count value</a>																															
<a href="#">Self-synchronized physical count value</a>																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### Bits [63:0]

Self-synchronized physical count value.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

## Accessing CNTPCTSS\_EL0

Accesses to this register use the following encodings in the System register encoding space:

### MRS <Xt>, CNTPCTSS\_EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b1110	0b0000	0b101

```
if PSTATE.EL == EL0 then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11')
    && CNTKCTL_EL1.EL0PCTEN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && HCR_EL2.E2H == '0' &&
        CNTHCTL_EL2.EL1PCTEN == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '10'
        && CNTHCTL_EL2.EL1PCTEN == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11'
        && CNTHCTL_EL2.EL0PCTEN == '0' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            if IsFeatureImplemented(FEAT_ECV) &&
            EL2Enabled() && SCR_EL3.ECVEn == '1' &&
            CNTHCTL_EL2.ECV == '1' && HCR_EL2.<E2H,TGE> != '11'
            then
                X[t, 64] = PhysicalCountInt() -
                CNTPOFF_EL2;
            else
                X[t, 64] = PhysicalCountInt();
            elsif PSTATE.EL == EL1 then
                if EL2Enabled() && CNTHCTL_EL2.EL1PCTEN == '0'
                then
                    AArch64.SystemAccessTrap(EL2, 0x18);
                else
                    if IsFeatureImplemented(FEAT_ECV) &&
                    EL2Enabled() && SCR_EL3.ECVEn == '1' &&
                    CNTHCTL_EL2.ECV == '1' then
                        X[t, 64] = PhysicalCountInt() -
                        CNTPOFF_EL2;
                    else
                        X[t, 64] = PhysicalCountInt();
                    elsif PSTATE.EL == EL2 then
                        X[t, 64] = PhysicalCountInt();
                    elsif PSTATE.EL == EL3 then
                        X[t, 64] = PhysicalCountInt();
```

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.