MPAMF_IDR, MPAM Features Identification Register

The MPAMF IDR characteristics are:

Purpose

Indicates which memory partitioning and monitoring features are present on this MSC.

MPAMF_IDR_s indicates the MPAM features accessed from the Secure MPAM feature page. MPAMF_IDR_ns indicates the MPAM features accessed from the Non-secure MPAM feature page. MPAMF_IDR_rt indicates the MPAM features accessed from the Root MPAM feature page. MPAMF_IDR_rl indicates the MPAM features accessed from the Realm MPAM feature page.

When MPAMF_IDR.HAS_RIS is 1, some fields in this register give information for the resource instance selected by MPAMCFG_PART_SEL.RIS. The description of every field that is affected by MPAMCFG_PART_SEL.RIS has that information within the field description.

Configuration

This register is present only when FEAT_MPAM is implemented. Otherwise, direct accesses to MPAMF_IDR are res0.

MPAMF_IDR is 64-bit register when MPAM v0.1 or v1.1 is implemented.

Otherwise, MPAMF_IDR is a 32-bit register.

The power and reset domain of each MSC component is specific to that component.

Attributes

MPAMF_IDR is a:

- 64-bit register when FEAT_MPAMv0p1 is implemented or FEAT MPAMv1p1 is implemented
- 32-bit register otherwise

Field descriptions

When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:

63		62	61	60	59		58		57	
		RES0						RIS_I	MAX	
HAS_PARTID_	NRW H	AS_MSMON	HAS_IMPL	_IDR <mark>EXT</mark>	HAS_PRI	PART	HAS_MBW	PART H	AS_CPOR	PART HA
31		30	29	28	27		26	-	25	•

Bits [63:60]

Reserved, res0.

RIS_MAX, bits [59:56] When MPAMF_IDR.EXT == 1 and MPAMF_IDR.HAS_RIS == 1:

Maximum RIS value supported in <u>MPAMCFG_PART_SEL</u>. Must be 0b0000 if <u>MPAMF_IDR</u>.HAS_RIS == 0.

Otherwise:

Reserved, res0.

Bits [55:44]

Reserved, res0.

HAS NFU, bit [43]

When FEAT_MPAMv1p1 is implemented or FEAT_MPAMv0p1 is implemented:

Has No Future Use field in <u>MPAMCFG_DIS</u>. Indicates that <u>MPAMCFG_DIS</u>.NFU is implemented.

HAS_NFU	Meaning
0b0	MPAMCFG_DIS.NFU is not
	implemented. A PARTID disabled
	through access to
	MPAMCFG_DIS must preserve
	the control settings of the
	disabled PARTID.
0b1	Implements
	MPAMCFG DIS.NFU. A PARTID
	disabled with NFU as 1 may
	have its control settings
	forgotten.

If MPAMF IDR. HAS ENDIS is 0b0, this field must also be 0b0.

This field must be the same in each instance of this register and for any value in MPAMCFG PART SEL.RIS.

Otherwise:

Reserved, res0.

HAS_ENDIS, bit [42] When FEAT_MPAMv1p1 is implemented or FEAT_MPAMv0p1 is implemented:

Has PARTID enable and disable. Indicates that this MSC supports PARTID disable and enable via MPAMCFG_EN and MPAMCFG_EN_FLAGS registers.

HAS_ENDIS	Meaning
0b0	Does not support PARTID enable
	and disable functionality, and
	MPAMCFG EN, MPAMCFG DIS
	and MPAMCFG EN FLAGS
	registers are not implemented.
0b1	Supports PARTID enable and
	disable through the
	MPAMCFG EN, MPAMCFG DIS
	and MPAMCFG_EN_FLAGS
	registers.

All three registers must be implemented when this field is 1, MPAMCFG EN, MPAMCFG DIS, and MPAMCFG EN FLAGS.

This field must be the same in each instance of this register and for any value in MPAMCFG PART SEL.RIS.

Otherwise:

Reserved, res0.

SP4, bit [41] When FEAT RME is implemented:

Indicates whether this MSC supports 4 PARTID spaces.

SP4	Meaning
0b0	This MSC supports two PARTID
	spaces.
0b1	This MSC supports four PARTID
	spaces.

This field must read the same in each instance of this register and for any value in MPAMCFG PART SEL.RIS.

Otherwise:

Reserved, res0.

HAS_ERR_MSI, bit [40] When MPAMF_IDR.EXT == 1:

Has support for MSI writes to signal MPAM error interrupts. These registers are implemented: MPAMF_ERR_MSI_ADDR_L, MPAMF_ERR_MSI_ATTR, MPAMF_ERR_MSI_ATTR, MPAMF_ERR_MSI_MPAM.

HAS_ERR_MSI	Meaning
0b0	MPAMF ERR MSI ADDR L, MPAMF ERR MSI ADDR H
	MPAMF ERR MSI DATA, and MPAMF ERR MSI MPAM
0b1	MPAMF ERR MSI ADDR L, MPAMF ERR MSI ADDR H,
	MPAMF ERR MSI DATA, and MPAMF ERR MSI MPAM
	writes to signal error interrupts.

If MPAMF IDR. HAS ESR is 0, this bit must also be 0.

Otherwise:

Reserved, res0.

HAS_ESR, bit [39] When MPAMF_IDR.EXT == 1:

MPAMF ESR is implemented.

HAS_ESR	Meaning
0b0	MPAMF ESR, MPAMF ECR,
	and MPAM error handling
	are not implemented.
0b1	MPAMF ESR, MPAMF ECR,
	and MPĀM error handling
	are implemented.

If an MSC cannot encounter any of the error conditions listed in 'Errors in MSCs' in Armâ® Architecture Reference Manual Supplement, Memory System Resource Partitioning and Monitoring (MPAM), for Armv8-A (ARM DDI 0598), both the MPAMF_ESR and MPAMF_ECR must be RAZ/WI.

Otherwise:

Reserved, res0.

HAS_EXTD_ESR, bit [38] When MPAMF IDR.EXT == 1:

MPAMF ESR is 64 bits.

HAS_EXTD_ESR	Meaning
0b0	MPAMF_ESR is 32
	bits.
0b1	MPAMF_ESR is 64
	bits.

When MPAMF_IDR.HAS_RIS and MPAMF_IDR.HAS_ESR, this field must be 1.

Otherwise:

Reserved, res0.

NO_IMPL_MSMON, bit [37] When MPAMF_IDR.EXT == 1 and MPAMF_IDR.HAS_IMPL_IDR == 1:

<u>MPAMF_IMPL_IDR</u> defines no implementation defined resource monitors.

NO_IMPL_MSMON	Meaning
0b0	MPAMF_IMPL_IDR
	defines at least
	one
	implementation
	defined resource
	monitor.
0b1	MPAMF_IMPL_IDR
	does not define
	any
	implementation
	defined resource
	monitors.

If RIS is implemented, this field indicates the presence of implementation defined resource monitors described in MPAMF IMPL IDR for the selected resource instance.

Otherwise:

Reserved, res0.

NO_IMPL_PART, bit [36] When MPAMF IDR.EXT == 1 and MPAMF IDR.HAS IMPL IDR == 1:

<u>MPAMF_IMPL_IDR</u> defines no implementation defined resource controls.

NO_IMPL_PART	Meaning
0b0	MPAMF_IMPL_IDR
	defines at least one
	implementation
	defined resource
	control.
0b1	MPAMF IMPL IDR
	does not define any
	implementation
	defined resource
	controls.

If RIS is implemented, this field indicates the presence of implementation defined resource controls described in MPAMF IMPL IDR for the selected resource instance.

Otherwise:

Reserved, res0.

Bits [35:33]

Reserved, res0.

HAS_RIS, bit [32] When MPAMF_IDR.EXT == 1:

Has resource instance selector. Indicates that <u>MPAMCFG_PART_SEL</u> contains the RIS field that selects a resource instance to control.

HAS_RIS	Meaning
0b0	MPAMCFG PART SEL does
	not implement the
	MPAMCFG_PART_SEL.RIS
	field or multiple resource
	instance support.
0b1	MPAMCFG PART SEL
	implements the
	MPAMCFG_PART_SEL.RIS
	field and MPAM resource
	instance numbers up to and
	including
	MPAMF_IDR.RIS_MAX.

Otherwise:

Reserved, res0.

HAS PARTID NRW, bit [31]

Has PARTID narrowing.

HAS_PARTID_NRW	Meaning
0b0	Does not have MPAMF_PARTID_NRW_IDR,
	<u>MPAMCFG_INTPARTID</u> , or intPARTID mapping supp
0b1	Supports the MPAMF_PARTID_NRW_IDR,
	MPAMCFG_INTPARTID registers.

HAS MSMON, bit [30]

Has resource Monitors. Indicates whether this MSC has MPAM resource monitors.

HAS_MSMON	Meaning
0b0	Does not support MPAM
	resource monitoring by
	groups or
	MPAMF_MSMON_IDR.
0b1	Supports resource
	monitoring by matching a
	combination of PARTID
	and PMG. See
	MPAMF_MSMON_IDR.

HAS_IMPL_IDR, bit [29]

Has <u>MPAMF_IMPL_IDR</u>. Indicates whether this MSC has the implementation specific MPAM features register, <u>MPAMF_IMPL_IDR</u>.

HAS_IMPL_IDR	Meaning
0b0	Does not have
	MPAMF_IMPL_IDR.
0b1	Has <u>MPAMF_IMPL_IDR</u> .

EXT, bit [28]

When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:

Extended MPAMF IDR.

EXT Meaning

0b0	MPAMF_IDR has no defined bits in [63:32]. The register is effectively
	32 bits.
0b1	MPAMF_IDR has bits defined in
	[63:32]. The register is 64-bits.

Otherwise:

Reserved, res0.

HAS PRI PART, bit [27]

Has Priority Partitioning. Indicates that MPAM priority partitioning is implemented and MPAMF PRI IDR exists.

HAS_PRI_PART	Meaning
0d0	Does not support priority partitioning or have
0b1	MPAMF_PRI_IDR. Has priority partitioning and MPAMF_PRI_IDR.

If RIS is implemented, this field indicates the presence of priority partitioning resource controls as described in MPAMF_PRI_IDR for the selected resource instance.

HAS_MBW_PART, bit [26]

Has Memory Bandwidth Partitioning. Indicates whether this MSC implements MPAM memory bandwidth partitioning and MPAMF MBW IDR.

HAS_MBW_PART	Meaning
0b0	Does not support
	memory bandwidth
	partitioning or have
	MPAMF_MBW_IDR
	register.
0b1	Has <u>MPAMF MBW IDR</u>
	register.

If RIS is implemented, this field indicates the presence of memory bandwidth partitioning resource controls as described in MPAMF MBW IDR for the selected resource instance.

HAS CPOR PART, bit [25]

Has Cache Portion Partitioning. Indicates whether this MSC implements MPAM cache portion partitioning and MPAMF CPOR IDR.

HAS_CPOR_PART	Meaning
0b0	Does not support cache
	portion partitioning or
	have MPAMF CPOR IDR
	or <u>MPAMCFG_CPBM<n></n></u>
	registers.
0b1	Has MPAMF CPOR IDR
	and
	MPAMCFG CPBM <n></n>
	registers.

If RIS is implemented, this field indicates the presence of cache portion partitioning resource controls as described in MPAMF CPOR IDR for the selected resource instance.

HAS CCAP PART, bit [24]

Has Cache Capacity Partitioning. Indicates whether this MSC implements MPAM cache capacity partitioning and the MPAMF CCAP IDR and MPAMCFG CMAX registers.

HAS_CCAP_PART	Meaning
0b0	Does not support cache
	capacity partitioning or
	have
	MPAMF CCAP IDR and
	MPAMCFG CMAX
	registers.
0b1	Has MPAMF CCAP IDR
	and MPAMCFG CMAX
	registers.

If RIS is implemented, this field indicates the presence of cache capacity partitioning resource controls as described in MPAMF CPOR IDR for the selected resource instance.

PMG MAX, bits [23:16]

Maximum supported value of PMG.

The value of this field is permitted to vary between the instances of MPAMF_IDR, each reporting the maximum supported PMG value in the PARTID space associated with that instance.

In MPAMF_IDR_s, this field is permitted to report the maximum PMG value for the Non-secure PARTID space or for the Secure PARTID space. The maximum PMG value for the Secure PARTID space can be read from <u>MPAMF_SIDR</u>.PMG_MAX.

PARTID MAX, bits [15:0]

Maximum supported value of PARTID.

The value of this field is permitted to vary between the instances of <u>MPAMF_IDR</u>, each reporting the maximum supported PARTID value in the PARTID space associated with that instance.

In MPAMF_IDR_s, this field is permitted to report the maximum PARTID value for the Non-secure PARTID space or for the Secure PARTID space. The maximum PARTID value for the Secure PARTID space can be read from MPAMF_SIDR.PARTID MAX.

Otherwise:

31 30 29 28 27 26 25

HAS PARTID NRWHAS MSMONHAS IMPL IDREXTHAS PRI PARTHAS MBW PARTHAS CPOR PARTHA

HAS_PARTID_NRW, bit [31]

Has PARTID Narrowing.

HAS_PARTID_NRW	Meaning
0b0	Does not have <u>MPAMF_PARTID_NRW_IDR</u> ,
	<u>MPAMCFG_INTPARTID</u> , or intPARTID mapping supp
0b1	Supports the MPAMF PARTID NRW IDR,
	MPAMCFG_INTPARTID registers.

HAS MSMON, bit [30]

Has resource Monitors. Indicates whether this MSC has MPAM resource monitors.

HAS_MSMON	Meaning
0b0	Does not support MPAM
	resource monitoring by
	groups or
	MPAMF_MSMON_IDR.
0b1	Supports resource
	monitoring by matching a
	combination of PARTID
	and PMG. See
	MPAMF_MSMON_IDR.

HAS IMPL IDR, bit [29]

Has <u>MPAMF_IMPL_IDR</u>. Indicates whether this MSC has the implementation specific MPAM features register, <u>MPAMF_IMPL_IDR</u>.

HAS_IMPL_IDR	Meaning
0b0	Does not have
	MPAMF_IMPL_IDR.
0b1	Has <u>MPAMF_IMPL_IDR</u> .

EXT, bit [28] When FEAT MPAMv0p1 is implemented or FEAT MPAMv1p1 is implemented:

Extended MPAMF IDR.

EXT	Meaning
0b0	MPAMF_IDR has no defined bits in
	[63:32]. The register is effectively
	32 bits.
0b1	MPAMF IDR has bits defined in
	[63:32]. The register is 64-bits.

Otherwise:

Reserved, res0.

HAS PRI PART, bit [27]

Has Priority Partitioning. Indicates whether this MSC implements MPAM priority partitioning and <u>MPAMF PRI IDR</u>.

HAS_PRI_PART	Meaning
0b0	Does not support
	priority partitioning or
	have
	MPAMF_PRI_IDR.
0b1	Has <u>MPAMF_PRI_IDR</u> .

HAS_MBW_PART, bit [26]

Has Memory Bandwidth Partitioning. Indicates whether this MSC implements MPAM memory bandwidth partitioning and MPAMF MBW IDR.

HAS MBW PART	Meaning
11/10_1·1D \\ _1/11\(1	1-10uiiiig

0d0	Does not support memory bandwidth
	partitioning or have
	MPAMF MBW IDR
	register.
0b1	Has <u>MPAMF MBW IDR</u>
	register.

HAS CPOR PART, bit [25]

Has Cache Portion Partitioning. Indicates whether this MSC implements MPAM cache portion partitioning and MPAMF CPOR IDR.

_ HAS_CPOR_PART	Meaning
0b0	Does not support cache
	portion partitioning or
	have MPAMF CPOR IDR
	or MPAMCFG CPBM <n></n>
	registers.
0b1	Has MPAMF CPOR IDR
	and
	MPAMCFG CPBM <n></n>
	registers.

HAS_CCAP_PART, bit [24]

Has Cache Capacity Partitioning. Indicates whether this MSC implements MPAM cache capacity partitioning and the MPAMF CCAP IDR and MPAMCFG CMAX registers.

HAS_CCAP_PART	Meaning
0b0	Does not support cache
	capacity partitioning or
	have
	MPAMF CCAP IDR and
	MPAMCFG_CMAX
	registers.
0b1	Has MPAMF CCAP IDR
	and <u>MPAMCFG CMAX</u>
	registers.

PMG MAX, bits [23:16]

Maximum supported value of PMG.

The value of this field is permitted to vary between the instances of MPAMF_IDR, each reporting the maximum supported PMG value in the PARTID space associated with that instance.

In MPAMF_IDR_s this field is permitted to report the maximum PMG value for the Non-secure PARTID space or for the Secure PARTID space. The maximum PMG value for the Secure PARTID space can be read from MPAMF_SIDR.PMG_MAX.

PARTID MAX, bits [15:0]

Maximum supported value of PARTID.

The value of this field is permitted to vary between the instances of <u>MPAMF_IDR</u>, each reporting the maximum supported PARTID value in the PARTID space associated with that instance.

In MPAMF_IDR_s this field is permitted to report the maximum PARTID value for the Non-secure PARTID space or for the Secure PARTID space. The maximum PARTID value for the Secure PARTID space can be read from MPAMF_SIDR_PARTID MAX.

Accessing MPAMF_IDR

This register is within the MPAM feature page memory frames. In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps.

MPAMF IDR is read-only.

MPAMF_IDR must be readable from the Non-secure, Secure, Root, and Realm MPAM feature pages.

MPAMF_IDR is permitted to have the same contents when read from the Secure, Non-secure, Root, and Realm MPAM feature pages unless the register contents are different for the different versions:

- MPAMF_IDR_s is permitted to have either the same or different contents to MPAMF_IDR_ns, MPAMF_IDR_rt, or MPAMF_IDR_rl.
- MPAMF_IDR_ns is permitted to have either the same or different contents to MPAMF_IDR_rt or MPAMF_IDR_rl.
- MPAMF_IDR_rt is permitted to have either the same or different contents to MPAMF_IDR_rl.

There must be separate registers in the Secure (MPAMF_IDR_s), Non-secure (MPAMF_IDR_ns), Root (MPAMF_IDR_rt), and Realm (MPAMF_IDR_rl) MPAM feature pages.

When MPAMF_IDR.HAS_RIS is 1, MPAMF_IDR shows the configuration of MSC MPAM for the resource instance selected by MPAMCFG_PART_SEL.RIS. Fields that mention RIS in their field descriptions have values that track the implemented properties of the resource instance. Fields that do not mention RIS are constant across all resource instances.

MPAMF_IDR can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x0000	MPAMF_IDR_s

Accesses on this interface are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x0000	MPAMF_IDR_ns

Accesses on this interface are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x0000	MPAMF_IDR_rt

When FEAT RME is implemented, accesses on this interface are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x0000	MPAMF_IDR_rl

When FEAT RME is implemented, accesses on this interface are RO.

AArch32 AArch64 AArch32 AArch64 Index by External Registers Registers Instructions Instructions Encoding Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.