

# MSMON\_CFG\_CSU\_CTL, MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register

The MSMON\_CFG\_CSU\_CTL characteristics are:

## Purpose

Controls the CSU monitor selected by [MSMON\\_CFG\\_MON\\_SEL](#).

MSMON\_CFG\_CSU\_CTL\_s controls the Secure cache storage usage monitor instance selected by the Secure instance of [MSMON\\_CFG\\_MON\\_SEL](#). MSMON\_CFG\_CSU\_CTL\_ns controls Non-secure cache storage usage monitor instance selected by the Non-secure instance of [MSMON\\_CFG\\_MON\\_SEL](#). MSMON\_CFG\_CSU\_CTL\_rt controls the monitor configuration for the Root PARTID selected by the Root instance of [MSMON\\_CFG\\_MON\\_SEL](#). MSMON\_CFG\_CSU\_CTL\_rl controls the monitor configuration for the Realm PARTID selected by the Realm instance of [MSMON\\_CFG\\_MON\\_SEL](#).

If [MPAMF\\_IDR](#).HAS\_RIS is 1, the monitor instance configuration accessed is for the resource instance currently selected by [MSMON\\_CFG\\_MON\\_SEL](#).RIS and the monitor instance of that resource instance selected by [MSMON\\_CFG\\_MON\\_SEL](#).MON\_SEL.

## Configuration

This register is present only when FEAT\_MPAM is implemented, MPAMF\_IDR.HAS\_MSMON == 1 and MPAMF\_MSMON\_IDR.MSMON\_CSU == 1. Otherwise, direct accesses to MSMON\_CFG\_CSU\_CTL are res0.

The power and reset domain of each MSC component is specific to that component.

## Attributes

MSMON\_CFG\_CSU\_CTL is a 32-bit register.

## Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19
<a href="#">ENCAPT_EVNT</a>	<a href="#">CAPT_RESET</a>	<a href="#">OFLOW_STATUS</a>	<a href="#">OFLOW_INTR</a>	<a href="#">OFLOW_FRZ</a>	<a href="#">OFLOW_CAPT</a>	<a href="#">SUBTYPE</a>	<a href="#">RES0</a>	<a href="#">CE</a>				

## EN, bit [31]

Enabled.

EN	Meaning
0b0	The monitor instance is disabled and must not collect any information.
0b1	The monitor instance is enabled to collect information according to the configuration of the instance.

## CAPT\_EVNT, bits [30:28]

Capture event selector.

Select the event that triggers capture from the following:

CAPT_EVNT	Meaning
0b000	No capture event is triggered.
0b001	External capture event 1 (optional, but recommended)
0b010	External capture event 2 (optional)
0b011	External capture event 3 (optional)
0b100	External capture event 4 (optional)
0b101	External capture event 5 (optional)
0b110	External capture event 6 (optional)
0b111	Capture occurs when a MSMON_CAPT_EVNT register in this MSC is written and causes a capture event for the Security state of this monitor. (optional)

The values marked as optional indicate capture event sources that can be omitted in an implementation. Those values representing non-implemented event sources must not trigger a capture event.

When MPAMF\_CSUMON\_IDR.HAS\_CAPTURE == 0, access to this field is **RAZ/WI**.

### **CAPT\_RESET, bit [27]**

Reset after capture.

Controls whether the value of [MSMON\\_CSU](#) is reset to zero immediately after being copied to [MSMON\\_CSU\\_CAPTURE](#).

<b>CAPT_RESET</b>	<b>Meaning</b>
0b0	Monitor is not reset on capture.
0b1	Monitor is reset on capture.

Because the CSU monitor type produces a measurement rather than a count, it might not make sense to ever reset the value after a capture. If there is no reason to ever reset a CSU monitor, this field is RAZ/WI.

When `MPAMF_CSUMON_IDR.HAS_CAPTURE == 0`, access to this field is **RAZ/WI**.

### **OFLOW\_STATUS, bit [26]**

Overflow status.

Indicates whether the value of [MSMON\\_CSU](#) has overflowed.

If [MPAMF\\_CSUMON\\_IDR.HAS\\_CEVNT\\_OFLW](#) is 1 or [MPAMF\\_CSUMON\\_IDR.HAS\\_OFLOW\\_LNKG](#) is 1, then a store to [MSMON\\_CSU](#) when this field is 1 resets this field to 0.

<b>OFLOW_STATUS</b>	<b>Meaning</b>
0b0	No overflow has occurred.
0b1	At least one overflow has occurred since this bit was last written to zero.

If overflow is not possible for a CSU monitor in the implementation, this field is RAZ/WI.

### **OFLOW\_INTR, bit [25]**

Overflow Interrupt.

Controls whether an overflow interrupt is generated when the value of [MSMON\\_CSU](#) has overflowed.

<b>OFLOW_INTR</b>	<b>Meaning</b>
-------------------	----------------

0b0	No interrupt is signaled on an overflow of <a href="#">MSMON_CSU</a> .
0b1	On overflow, an implementation-specific interrupt is signaled.

When `MSMON_CFG_CSU_CTL.OFLOW_INTR == 0`, access to this field is **RAZ/WI**.

### **OFLOW\_FRZ, bit [24]**

Freeze Monitor on Overflow.

Controls whether the value of [MSMON\\_CSU](#).VALUE freezes on an overflow.

<b>OFLOW_FRZ</b>	<b>Meaning</b>
0b0	Monitor count wraps on overflow.
0b1	Monitor count freezes on overflow. The frozen value might be 0 or another value if the monitor overflowed with an increment larger than 1.

If overflow is not possible for a CSU monitor in the implementation, this field is RAZ/WI.

When a [MSMON\\_CSU](#).VALUE of a monitor instance is frozen it does not change until [MSMON\\_CSU](#) register for that instance has been written.

### **OFLOW\_CAPT, bit [23]**

**When (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented) and MPAMF\_CSUMON\_IDR.HAS\_OFLOW\_CAPT == 1:**

Capture Monitor on Overflow.

<b>OFLOW_CAPT</b>	<b>Meaning</b>
0b0	Monitor is not captured on an overflow or when affected by an overflow linkage event.

0b1 Monitor is captured and the [MSMON\\_CSU](#).{NRDY, VALUE} fields are copied to the monitor instance's capture register on an overflow or when affected by an overflow linkage event. The monitor instance treats an overflow of this monitor instance as a private capture event. If [MSMON\\_CFG\\_MBWU\\_CTL](#).CEVNT\_OFLW is 1, this monitor instance also treats an overflow linkage event as a capture event. If the OFLOW\_FRZ field is 1, the monitor does not continue to count after the overflow or overflow linkage event. If the CAPT\_RESET field is 1, the monitor instance resets to 0.

---

**Otherwise:**

Reserved, res0.

**SUBTYPE, bits [22:20]**

Subtype. Type of cache storage usage counted by this monitor.

This field is not currently used for CSU monitors, but reserved for future use.

This field is RAZ/WI.

**Bit [19]**

Reserved, res0.

**CEVNT\_OFLW, bit [18]**

**When (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented) and MPAMF\_CSUMON\_IDR.HAS\_CEVNT\_OFLW == 1:**

Capture Event performs overflow behavior.

CEVNT_OFLW	Meaning
0b0	On a capture event matching the CAPT_EVNT field, the capture behaviors are performed. The <a href="#">MSMON_CSU</a> .{VALUE, NRDY} fields are transferred to the monitor instance's capture register.

0b1	On a capture event matching the CAPT_EVNT field, the monitor instance treats a capture event as an overflow and the overflow behaviors are performed. The behavior is controlled by the MSMON_CFG_CSU_CTL.{OFLOW_FRZ, OFLOW_CAPT, CAPT_RESET} fields. The MSMON_CFG_CSU_CTL.OFLOW_STATUS field is set for this monitor instance.
-----	--

---

**Otherwise:**

Reserved, res0.

**MATCH\_PMG, bit [17]**

Match PMG.

Controls whether the monitor measures only storage used with PMG matching [MSMON\\_CFG\\_CSU\\_FLT.PMG](#).

MATCH_PMG	Meaning
0b0	The monitor measures storage used with any PMG value.
0b1	The monitor only measures storage used with the PMG value matching <a href="#">MSMON_CFG_CSU_FLT.PMG</a> .

If MATCH\_PMG is 1 and MATCH\_PARTID is 0, it is constrained unpredictable whether the monitor instance:

- Measures the storage used with matching PMG and with any PARTID.
- Measures no storage usage, that is, [MSMON\\_CSU.VALUE](#) is zero.
- Measures the storage used with matching PMG and PARTID, that is, treats MATCH\_PARTID as == 1.

**MATCH\_PARTID, bit [16]**

Match PARTID.

Controls whether the monitor measures only storage used with PARTID matching [MSMON\\_CFG\\_CSU\\_FLT.PARTID](#).

MATCH_PARTID	Meaning
0b0	The monitor measures storage used with any PARTID value.

0b1

The monitor only measures storage used with the PARTID value matching [MSMON\\_CFG\\_CSU\\_FLT](#).PARTID.

---

#### Bits [15:11]

Reserved, res0.

#### OFLOW\_LNKG, bits [10:8]

When (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented) and MPAMF\_CSUMON\_IDR.HAS\_OFLOW\_LNKG == 1:

Overflow linkage event.

Controls signaling of a capture event on overflow of this monitor instance.

OFLOW_LNKG	Meaning
0b000	Overflow of the monitor instance only affects this monitor instance.
0b001	Overflow of this monitor instance signals Capture Event 1.
0b010	Overflow of this monitor instance signals Capture Event 2.
0b011	Overflow of this monitor instance signals Capture Event 3.
0b100	Overflow of this monitor instance signals Capture Event 4.
0b101	Overflow of this monitor instance signals Capture Event 5.
0b110	Overflow of this monitor instance signals Capture Event 6.
0b111	Reserved.

**Otherwise:**

Reserved, res0.

**TYPE, bits [7:0]**

Monitor Type Code. The CSU monitor is TYPE = 0x43.

TYPE is a read-only constant indicating the type of the monitor.

Reads as 0x43.

Access to this field is **RO**.

## **Accessing MSMON\_CFG\_CSU\_CTL**

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MSMON\_CFG\_CSU\_CTL\_s must only be accessible from the Secure MPAM feature page.
- MSMON\_CFG\_CSU\_CTL\_ns must only be accessible from the Non-secure MPAM feature page.
- MSMON\_CFG\_CSU\_CTL\_rt must only be accessible from the Root MPAM feature page.
- MSMON\_CFG\_CSU\_CTL\_rl must only be accessible from the Realm MPAM feature page.

MSMON\_CFG\_CSU\_CTL\_s, MSMON\_CFG\_CSU\_CTL\_ns, MSMON\_CFG\_CSU\_CTL\_rt, and MSMON\_CFG\_CSU\_CTL\_rl must be separate registers:

- The Secure instance (MSMON\_CFG\_CSU\_CTL\_s) accesses the cache storage usage monitor controls used for Secure PARTIDs.
- The Non-secure instance (MSMON\_CFG\_CSU\_CTL\_ns) accesses the cache storage usage monitor controls used for Non-secure PARTIDs.
- The Root instance (MSMON\_CFG\_CSU\_CTL\_rt) accesses the cache storage usage monitor controls used for Root PARTIDs.
- The Realm instance (MSMON\_CFG\_CSU\_CTL\_rl) accesses the cache storage usage monitor controls used for Realm PARTIDs.

When RIS is implemented, loads and stores to MSMON\_CFG\_CSU\_CTL access the cache storage usage monitor configuration settings for the cache resource instance selected by [MSMON\\_CFG\\_MON\\_SEL](#).RIS and the cache storage usage monitor instance selected by [MSMON\\_CFG\\_MON\\_SEL](#).MON\_SEL.



When RIS is not implemented, loads and stores to MSMON\_CFG\_CSU\_CTL access the cache storage usage monitor configuration settings for the cache storage usage monitor instance selected by [MSMON\\_CFG\\_MON\\_SEL](#).MON\_SEL.

**MSMON\_CFG\_CSU\_CTL can be accessed through the memory-mapped interfaces:**

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x0818	MSMON_CFG_CSU_CTL_s

Accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x0818	MSMON_CFG_CSU_CTL_ns

Accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x0818	MSMON_CFG_CSU_CTL_rt

When FEAT\_RME is implemented, accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x0818	MSMON_CFG_CSU_CTL_rl

When FEAT\_RME is implemented, accesses on this interface are **RW**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.