# GICR\_INMIRO, Non-maskable Interrupt Register for PPIs.

The GICR INMIR0 characteristics are:

### **Purpose**

Controls whether the corresponding PPI has the non-maskable property.

# **Configuration**

This register is present only when FEAT\_GICv3\_NMI is implemented. Otherwise, direct accesses to GICR\_INMIR0 are res0.

When GICD TYPER.NMI is 0, this register is res0.

A copy of this register is provided for each Redistributor.

#### **Attributes**

GICR INMIR0 is a 32-bit register.

# Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 1 nmi31nmi30nmi29nmi28nmi27nmi26nmi25nmi24nmi23nmi22nmi21nmi20nmi19nmi18nmi17nm

#### nmi < x >, bit [x], for x = 31 to 0

Non-maskable property.

nmi <x></x>	Meaning
0b0	Interrupt does not have the
	non-maskable property.
0b1	Interrupt has the non-
	maskable property.

The reset behavior of this field is:

• On a GIC reset, this field resets to 0.

If affinity routing is disabled for the Security state of an interrupt, the bit is res0.

This bit is res0 when the corresponding interrupt is configured as Group 0.

# **Accessing GICR\_INMIR0**

Bits corresponding to unimplemented interrupts are RAZ/WI.

When <u>GICD\_CTLR</u>.DS==0, bits corresponding to Group 0 and Secure Group 1 interrupts are RAZ/WI to Non-secure accesses.

#### Note

Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than one time. The effect of the change must be visible in finite time.

#### GICR\_INMIRO can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance	
GIC Redistributor	SGI_base	0x0F80	GICR_INMIR0	

Accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.