ID_PFR0_EL1, AArch32 Processor Feature Register 0

The ID PFR0 EL1 characteristics are:

Purpose

Gives top-level information about the instruction sets supported by the PE in AArch32 state.

Must be interpreted with **ID PFR1 EL1**.

For general information about the interpretation of the ID registers, see 'Principles of the ID scheme for fields in ID registers'.

Configuration

AArch64 System register ID_PFR0_EL1 bits [31:0] are architecturally mapped to AArch32 System register ID_PFR0[31:0].

Attributes

ID_PFR0_EL1 is a 64-bit register.

Field descriptions

When AArch32 is supported:

63 62 61 60 5	59 58 57 56	55 54 53 52	51 50 49 48	47 46 45 44	43 42 41 40	39 38 37 36	35 34 33 32
			RE	S 0			
RAS	DIT	AMU	CSV2	State3	State2	State1	State0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bits [63:32]

Reserved, res0.

RAS, bits [31:28]

RAS Extension version. Defined values are:

RAS	Meaning
000000	No RAS Extension.
0b0001	RAS Extension implemented.

0b0010	FEAT_RASv1p1 implemented. As 0b0001, and adds support for
	additional ERXMISC <m></m>
	System registers.
	Error records accessed through
	System registers conform to
	RAS System Architecture v1.1,
	which includes simplifications
	to <u>ERR<n>STATUS</n></u> and
	support for the optional RAS
	Timestamp Extension.
0b0011	FEAT_RASv2 implemented. As
	0b0010, and requires that error
	records accessed through
	System registers conform to
	RAS System Architecture v2.

FEAT_RAS implements the functionality identified by the value 0b0001.

FEAT_RASv1p1 implements the functionality identified by the value 0b0010.

FEAT_RASv2 implements the functionality identified by the value 0b0011.

In Armv8.0 and Armv8.1, the permitted values are 0b0000 and 0b0001.

From Armv8.2, the value 0b0000 is not permitted.

From Armv8.4, if FEAT_DoubleFault is implemented or ERRIDR EL1.NUM is nonzero, the value <code>0b0001</code> is not permitted.

Note

When the value of this field is 0b0001, ID_PFR2_EL1. RAS_frac indicates whether FEAT RASv1p1 is implemented.

DIT, bits [27:24]

Data Independent Timing. Defined values are:

DIT	Meaning
0b0000	AArch32 does not guarantee
	constant execution time of any
	instructions.

0b0001	AArch32 provides the PSTATE.DIT mechanism to
	guarantee constant execution time of certain instructions.

FEAT_DIT implements the functionality identified by the value 0b0001.

From Armv8.4, the only permitted value is 0b0001.

AMU, bits [23:20]

Indicates support for Activity Monitors Extension. Defined values are:

AMU	Meaning	
0b0000	Activity Monitors Extension is	
	not implemented.	
0b0001	FEAT_AMUv1 is implemented.	
0b0010	FEAT_AMUv1p1 is	
	implemented. As 0b0001 and	
	adds support for virtualization	
	of the activity monitor event	
	counters.	

All other values are reserved.

FEAT_AMUv1 implements the functionality identified by the value 0b0001.

FEAT_AMUv1p1 implements the functionality identified by the value 0b0010.

In Armv8.0, the only permitted value is 0b0000.

In Armv8.4, the permitted values are 0b0000 and 0b0001.

From Armv8.6, the permitted values are 0b0000, 0b0001, and 0b0010.

CSV2, bits [19:16]

Speculative use of out of context branch targets. Defined values are:

CSV2 Mea	
disc	implementation does not lose whether FEAT_CSV2 is emented.

0b0001	FEAT_CSV2 is implemented, but FEAT_CSV2_1p1 is not
	implemented.
0b0010	FEAT_CSV2_1p1 is
	implemented.

FEAT_CSV2 implements the functionality identified by the value 0b0001.

FEAT_CSV2_1p1 implements the functionality identified by the value 0b0010.

From Armv8.5, the permitted values are 0b0001 and 0b0010.

State3, bits [15:12]

T32EE instruction set support. Defined values are:

State3	Meaning
0000d0	Not implemented.
0b0001	T32EE instruction set implemented.

All other values are reserved.

In Armv8-A, the only permitted value is 0b0000.

State2, bits [11:8]

Jazelle extension support. Defined values are:

State2	Meaning
0b0000	Not implemented.
0b0001	Jazelle extension implemented, without clearing of <u>JOSCR</u> .CV on exception entry.
0b0010	Jazelle extension implemented, with clearing of <u>JOSCR</u> .CV on exception entry.

All other values are reserved.

In Armv8-A, the only permitted value is 0b0001.

State1, bits [7:4]

T32 instruction set support. Defined values are:

State1	Meaning	
0b0000	T32 instruction set not	
	implemented.	
0b0001	T32 encodings before the	
	introduction of Thumb-2	
	technology implemented:	
	 All instructions are 16-bit. A BL or BLX is a pair of 16-bit instructions. 32-bit instructions other than BL and BLX cannot be encoded. 	
0b0011	T32 encodings after the introduction of Thumb-2	
	technology implemented, for all	
	16-bit and 32-bit T32 basic	
	instructions.	

In Armv8-A, the only permitted value is 0b0011.

State0, bits [3:0]

A32 instruction set support. Defined values are:

State0	Meaning
0b0000	A32 instruction set not
	implemented.
0b0001	A32 instruction set
	implemented.

All other values are reserved.

In Armv8-A, the only permitted value is 0b0001.

Otherwise:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

05 02 01 00 55 50 57 50 55 51 55 52 51 50 15 10 17 10 15 11 15 12 11 10 55 50 57 50 55 51 55 52
UNKNOWN
UNKNOWN
UNKNOWN
UNKNOWN
21 20 20 20 27 26 25 24 22 22 21 20 10 10 17 16 15 14 12 12 11 10 0 0 7 6 5 4 2 2 1 0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 (

Bits [63:0]

Reserved, unknown.

Accessing ID_PFR0_EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, ID_PFR0_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0001	0b000

```
if PSTATE.EL == ELO then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID_PFR0_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ID_PFR0_EL1;
elsif PSTATE.EL == EL3 then
   X[t, 64] = ID_PFR0_EL1;
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.