CNTHP_TVAL_EL2, Counter-timer Physical Timer TimerValue register (EL2)

The CNTHP TVAL EL2 characteristics are:

Purpose

Holds the timer value for the EL2 physical timer.

Configuration

AArch64 System register CNTHP_TVAL_EL2 bits [31:0] are architecturally mapped to AArch32 System register CNTHP_TVAL[31:0].

This register is present only when EL3 is implemented or (EL3 is not implemented, EL2 is implemented and FEAT_SEL2 is not implemented). Otherwise, direct accesses to CNTHP TVAL EL2 are undefined.

If EL2 is not implemented, this register is res0 from EL3.

Attributes

CNTHP TVAL EL2 is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 RESO

TimerValue

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bits [63:32]

Reserved, res0.

TimerValue, bits [31:0]

The TimerValue view of the EL2 physical timer.

On a read of this register:

- If <u>CNTHP_CTL_EL2</u>.ENABLE is 0, the value returned is unknown.
- If <u>CNTHP_CTL_EL2</u>.ENABLE is 1, the value returned is (<u>CNTHP_CVAL_EL2</u> <u>CNTPCT_EL0</u>).

On a write of this register, <u>CNTHP_CVAL_EL2</u> is set to (<u>CNTPCT_EL0</u> + TimerValue), where TimerValue is treated as a signed 32-bit integer.

When <u>CNTHP_CTL_EL2</u>.ENABLE is 1, the timer condition is met when (<u>CNTPCT_EL0</u> - <u>CNTHP_CVAL_EL2</u>) is greater than or equal to zero. This means that TimerValue acts like a 32-bit downcounter timer. When the timer condition is met:

- CNTHP CTL EL2.ISTATUS is set to 1.
- If <u>CNTHP CTL EL2</u>.IMASK is 0, an interrupt is generated.

When <u>CNTHP_CTL_EL2</u>.ENABLE is 0, the timer condition is not met, but <u>CNTPCT_EL0</u> continues to count, so the TimerValue view appears to continue to count down.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing CNTHP_TVAL_EL2

When <u>HCR_EL2</u>.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic CNTHP_TVAL_EL2 or CNTP_TVAL_EL0 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, CNTHP TVAL EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b1110	0b0010	0b000

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if CNTHP_CTL_EL2.ENABLE == '0' then
        X[t, 64] = bits(64) UNKNOWN;
    else
        X[t, 64] = CNTHP_CVAL_EL2 -
PhysicalCountInt();
elsif PSTATE.EL == EL3 then
```

```
if CNTHP_CTL_EL2.ENABLE == '0' then
    X[t, 64] = bits(64) UNKNOWN;
else
    X[t, 64] = CNTHP_CVAL_EL2 -
PhysicalCountInt();
```

MSR CNTHP TVAL EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1110	0b0010	0b000

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
        CNTHP_CVAL_EL2 = SignExtend(X[t, 64]<31:0>, 64)
+ PhysicalCountInt();
elsif PSTATE.EL == EL3 then
        CNTHP_CVAL_EL2 = SignExtend(X[t, 64]<31:0>, 64)
+ PhysicalCountInt();
```

MRS <Xt>, CNTP_TVAL_EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b1110	0b0010	0b000

```
if PSTATE.EL == ELO then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11')
&& CNTKCTL_EL1.EL0PTEN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.E2H == '0' &&
CNTHCTL EL2.EL1PCEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '10'
&& CNTHCTL_EL2.EL1PTEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11'
&& CNTHCTL_EL2.ELOPTEN == '0' then
       AArch64.SystemAccessTrap(EL2, 0x18);
```

```
elsif EL2Enabled() && HCR EL2. <E2H, TGE> == '11'
&& SCR_EL3.NS == '0' &&
IsFeatureImplemented(FEAT_SEL2) then
        if CNTHPS_CTL_EL2.ENABLE == '0' then
            X[t, 64] = bits(64) UNKNOWN;
        else
            X[t, 64] = CNTHPS_CVAL_EL2 -
PhysicalCountInt();
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11'
&& SCR EL3.NS == '1' then
        if CNTHP_CTL_EL2.ENABLE == '0' then
            X[t, 64] = bits(64) UNKNOWN;
        else
            X[t, 64] = CNTHP_CVAL_EL2 -
PhysicalCountInt();
    elsif IsFeatureImplemented(FEAT_ECV) &&
EL2Enabled() && SCR_EL3.ECVEn == '1' &&
CNTHCTL_EL2.ECV == '1' && HCR_EL2.<E2H, TGE> != '11'
then
        if CNTP_CTL_ELO.ENABLE == '0' then
            X[t, 64] = bits(64) UNKNOWN;
        else
            X[t, 64] = CNTP_CVAL_ELO -
(PhysicalCountInt() - CNTPOFF_EL2);
    else
        if CNTP_CTL_ELO.ENABLE == '0' then
            X[t, 64] = bits(64) UNKNOWN;
            X[t, 64] = CNTP CVAL ELO -
PhysicalCountInt();
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.E2H == '0' &&
CNTHCTL_EL2.EL1PCEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.E2H == '1' &&
CNTHCTL_EL2.EL1PTEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif IsFeatureImplemented(FEAT ECV) &&
EL2Enabled() && SCR_EL3.ECVEn == '1' &&
CNTHCTL_EL2.ECV == '1' then
        if CNTP_CTL_ELO.ENABLE == '0' then
            X[t, 64] = bits(64) UNKNOWN;
        else
            X[t, 64] = CNTP_CVAL_ELO -
(PhysicalCountInt() - CNTPOFF_EL2);
    else
        if CNTP_CTL_ELO.ENABLE == '0' then
            X[t, 64] = bits(64) UNKNOWN;
            X[t, 64] = CNTP_CVAL_ELO -
PhysicalCountInt();
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' && SCR_EL3.NS == '0' &&
IsFeatureImplemented(FEAT_SEL2) then
        if CNTHPS_CTL_EL2.ENABLE == '0' then
            X[t, 64] = bits(64) UNKNOWN;
        else
            X[t, 64] = CNTHPS_CVAL_EL2 -
PhysicalCountInt();
    elsif HCR_EL2.E2H == '1' && SCR_EL3.NS == '1'
```

```
then
        if CNTHP CTL EL2.ENABLE == '0' then
            X[t, 64] = bits(64) UNKNOWN;
        else
            X[t, 64] = CNTHP CVAL EL2 -
PhysicalCountInt();
    else
        if CNTP_CTL_ELO.ENABLE == '0' then
            X[t, 64] = bits(64) UNKNOWN;
            X[t, 64] = CNTP_CVAL_ELO -
PhysicalCountInt();
elsif PSTATE.EL == EL3 then
    if CNTP_CTL_ELO.ENABLE == '0' then
        X[t, 64] = bits(64) UNKNOWN;
    else
        X[t, 64] = CNTP CVAL ELO -
PhysicalCountInt();
```

MSR CNTP_TVAL_EL0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b011	0b1110	0b0010	0b000

```
if PSTATE.EL == ELO then
    if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11')
&& CNTKCTL_EL1.ELOPTEN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.E2H == '0' &&
CNTHCTL_EL2.EL1PCEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '10'
&& CNTHCTL_EL2.EL1PTEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11'
&& CNTHCTL_EL2.ELOPTEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H, TGE> == '11'
&& SCR_EL3.NS == '0' &&
IsFeatureImplemented(FEAT_SEL2) then
        CNTHPS_CVAL\_EL2 = SignExtend(X[t, 64]<31:0>,
64) + PhysicalCountInt();
   elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11'
&& SCR\_EL3.NS == '1' then
        CNTHP\_CVAL\_EL2 = SignExtend(X[t, 64]<31:0>,
64) + PhysicalCountInt();
   elsif IsFeatureImplemented(FEAT_ECV) &&
EL2Enabled() && SCR_EL3.ECVEn == '1' &&
CNTHCTL_EL2.ECV == '1' && HCR_EL2.<E2H, TGE> != '11'
then
```

```
CNTP CVAL EL0 = (SignExtend(X[t, 64]<31:0>,
64) + PhysicalCountInt()) - CNTPOFF_EL2;
        CNTP CVAL ELO = SignExtend(X[t, 64]<31:0>,
64) + PhysicalCountInt();
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.E2H == '0' &&
CNTHCTL_EL2.EL1PCEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
elsif EL2Enabled() && HCR_EL2.E2H == '1' &&
CNTHCTL_EL2.EL1PTEN == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif IsFeatureImplemented(FEAT ECV) &&
EL2Enabled() && SCR EL3.ECVEn == '1' &&
CNTHCTL_EL2.ECV == '1' then
        CNTP\_CVAL\_EL0 = (SignExtend(X[t, 64] < 31:0 > ,
64) + PhysicalCountInt()) - CNTPOFF_EL2;
        CNTP CVAL EL0 = SignExtend(X[t, 64]<31:0>,
64) + PhysicalCountInt();
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' && SCR_EL3.NS == '0' &&
IsFeatureImplemented(FEAT_SEL2) then
        CNTHPS\_CVAL\_EL2 = SignExtend(X[t, 64]<31:0>,
64) + PhysicalCountInt();
    elsif HCR_EL2.E2H == '1' && SCR_EL3.NS == '1'
then
        CNTHP CVAL EL2 = SignExtend(X[t, 64]<31:0>,
64) + PhysicalCountInt();
    else
        CNTP CVAL ELO = SignExtend(X[t, 64]<31:0>,
64) + PhysicalCountInt();
elsif PSTATE.EL == EL3 then
    CNTP\_CVAL\_ELO = SignExtend(X[t, 64]<31:0>, 64) +
PhysicalCountInt();
```

AArch32 AArch64 AArch32 AArch64 Index by External Registers Registers Instructions Instructions Encoding Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright A© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.