SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by	<u>Sh</u>
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Pseu</u>

#### **BIF**

<u>Base</u> Instructions

Bitwise Insert if False. This instruction inserts each bit from the first source SIMD&FP register into the destination SIMD&FP register if the corresponding bit of the second source SIMD&FP register is 0, otherwise leaves the bit in the destination register unchanged.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 1 1 1 1 Rm 0 0 0 0 1 1 1 Rm Rd opc2
```

```
BIF <Vd>.<T>, <Vn>.<T>, <Vm>.<T>
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
constant integer datasize = 64 << UInt(Q);</pre>
```

## **Assembler Symbols**

<Vd> Is the name of the SIMD&FP destination register, encoded

in the "Rd" field.

Is an arrangement specifier, encoded in "Q":

Q	<t></t>	
0	8B	
1	16B	

<Vn> Is the name of the first SIMD&FP source register, encoded

in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register,

encoded in the "Rm" field.

#### Operation

<T>

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1;
bits(datasize) operand3;
bits(datasize) operand4 = V[n, datasize];

operand1 = V[d, datasize];
operand3 = NOT(V[m, datasize]);

V[d, datasize] = operand1 EOR ((operand1 EOR operand4) AND operand3);
```

# **Operational information**

### If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu