# LD1W (scalar plus immediate, single register)

Contiguous load unsigned words to vector (immediate index)

Contiguous load of unsigned words to elements of a vector register from the memory address generated by a 64-bit scalar base and immediate index in the range -8 to 7 which is multiplied by the vector's in-memory size, irrespective of predication, and added to the base address. Inactive elements will not cause a read from Device memory or signal a fault, and are set to zero in the destination vector.

It has encodings from 3 classes:  $\underline{32\text{-bit element}}$  ,  $\underline{64\text{-bit element}}$  and  $\underline{128\text{-bit}}$  element

#### 32-bit element

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 1 0 1 0 0 1 0 1 0 1 0 0 0 imm4 1 0 1 Pg Rn Zt dtype<6type<0>
```

```
LD1W { \langle Zt \rangle.S }, \langle Pg \rangle / Z, [\langle Xn | SP \rangle \{, \#\langle imm \rangle, MUL VL}]
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer g = UInt(Pg);
constant integer esize = 32;
constant integer msize = 32;
boolean unsigned = TRUE;
integer offset = SInt(imm4);
```

#### 64-bit element

```
31302928272625242322 21 2019181716151413121110 9 8 7 6 5 4 3 2 1 0 1 0 1 0 0 1 0 1 0 1 1 0 imm4 1 0 1 Pg Rn Zt dtype<0>
```

```
LD1W { <Zt>.D }, <Pg>/Z, [<Xn | SP>{, #<imm>, MUL VL}]
```

```
if ! HaveSVE() && ! HaveSME() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 32;
boolean unsigned = TRUE;
integer offset = SInt(imm4);
```

```
128-bit element
(FEAT SVE2p1)
31302928272625
                  24
                            23
                                  222120191817161514131211109876543210
                                 |0 0 1 | imm4 |0 0 1 | Pg |
|1 0 1 0 0 1 0|
                            0
              dtype<1>dtype<0>
        LD1W { \langle Zt \rangle.Q }, \langle Pq \rangle / Z, [\langle Xn | SP \rangle \{, \#\langle imm \rangle, MUL VL}]
    if ! HaveSVE2p1 () then UNDEFINED;
    integer t = UInt(Zt);
    integer n = UInt(Rn);
    integer g = UInt(Pg);
    constant integer esize = 128;
    constant integer msize = 32;
    boolean unsigned = TRUE;
    integer offset = SInt(imm4);
```

## **Assembler Symbols**

Is the name of the scalable vector register to be transferred, encoded in the "Zt" field.
Pg> Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.
Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
Is the optional signed immediate vector offset, in the range 8 to 7, defaulting to 0, encoded in the "imm4" field.

#### **Operation**

```
if esize < 128 then <a href="CheckSVEEnabled">CheckNonStreamingSVEEnabled</a>(); else <a href="CheckNonStreamingSVEEnabled">CheckNonStreamingSVEEnabled</a>();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(64) base;
bits(PL) mask = P[g, PL];
bits(VL) result;
bits (msize) data;
constant integer mbytes = msize DIV 8;
boolean contiguous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = n != 31;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescSVE</u> (<u>MemOp LOAD</u>, nontemporal, co
if !<u>AnyActiveElement</u>(mask, esize) then
     if n == 31 && ConstrainUnpredictableBool (Unpredictable CHECKSPNONEA
         CheckSPAlignment();
else
     if n == 31 then <a href="CheckSPAlignment">CheckSPAlignment</a>();
    base = if n == 31 then SP[] else X[n, 64];
for e = 0 to elements-1
     if <u>ActivePredicateElement</u> (mask, e, esize) then
```

## **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu