

## MSMON\_OFLOW\_SR, MPAM Monitor Overflow Status Register

The MSMON\_OFLOW\_SR characteristics are:

### Purpose

MSMON\_OFLOW\_SR is a 32-bit read-only register that shows MPAM monitor overflow status for this MSC.

MSMON\_OFLOW\_SR\_s gives the status of overflows of Secure MPAM monitors. MSMON\_OFLOW\_SR\_ns gives the status of overflows of Non-secure MPAM monitors. MSMON\_OFLOW\_SR\_rt gives the status of overflows of Root MPAM monitors. MSMON\_OFLOW\_SR\_rl gives the status of overflows of Realm MPAM monitors.

### Configuration

This register is present only when FEAT\_MPAM is implemented, MPAMF\_IDR.HAS\_MSMON == 1 and MPAMF\_MSMON\_IDR.HAS\_OFLOW\_SR == 1. Otherwise, direct accesses to MSMON\_OFLOW\_SR are res0.

The power and reset domain of each MSC component is specific to that component.

### Attributes

MSMON\_OFLOW\_SR is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13
CSU_OFLOW_PND	MBWU_OFLOW_PND	RES0														RIS_PND15	RIS_PND14	RIS_PND13

#### CSU\_OFLOW\_PND, bit [31]

At least one cache storage usage monitor has OFLOW\_STATUS of 1 in [MSMON\\_CFG\\_CSU\\_CTL](#).

CSU_OFLOW_PND	Meaning
0b0	There are no cache storage usage monitor instances where <a href="#">MSMON_CFG_CSU_CTL</a> .OFLOW_STATUS is 1.

0b1

[MSMON\\_CFG\\_CSU\\_CTL](#) for at least one of the cache storage usage monitor instances has OFLOW\_STATUS set to 1.

This field clears when [MSMON\\_CFG\\_CSU\\_CTL](#).OFLOW\_STATUS has been reset to 0 for all CSU monitor instances in this MSC.

#### **MBWU\_OFLOW\_PND, bit [30]**

At least one memory bandwidth usage monitor instance has OFLOW\_STATUS or OFLOW\_STATUS\_L of 1 in [MSMON\\_CFG\\_MBWU\\_CTL](#).

<b>MBWU_OFLOW_PND</b>	<b>Meaning</b>
0b0	There are no memory bandwidth usage monitor instances where <a href="#">MSMON_CFG_MBWU_CTL</a> .OFLOW_STATUS is 1.
0b1	<a href="#">MSMON_CFG_MBWU_CTL</a> for at least one of the memory bandwidth usage monitor instances has either OFLOW_STATUS or OFLOW_STATUS_L set to 1.

This field clears when [MSMON\\_CFG\\_MBWU\\_CTL](#).OFLOW\_STATUS and [MSMON\\_CFG\\_MBWU\\_CTL](#).OFLOW\_STATUS\_L have been reset to 0 for all MBWU monitor instances in this MSC.

#### **Bits [29:16]**

Reserved, res0.

#### **RIS\_PND<r>, bit [r], for r = 15 to 0**

Overflow status by RIS.

<b>RIS_PND&lt;r&gt;</b>	<b>Meaning</b>
0b0	RIS r has no unread overflows of any type of monitor.
0b1	RIS r has at least one unread overflow in at least one of the monitor types.

Combined with the CSU\_OFLOW\_PND and MBWU\_OFLOW\_PND flags in this register, an interrupt service routine could poll only the monitor types indicated in monitors for the resource instances flagged in this field.

Bit r is set when any monitor instance of any type in resource instance r has OFLOW\_STATUS or OFLOW\_STATUS\_L set to 1.

## Accessing MSMON\_OFLOW\_SR

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MSMON\_OFLOW\_SR\_s must only be accessible from the Secure MPAM feature page.
- MSMON\_OFLOW\_SR\_ns must only be accessible from the Non-secure MPAM feature page.
- MSMON\_OFLOW\_SR\_rt must only be accessible from the Root MPAM feature page.
- MSMON\_OFLOW\_SR\_rl must only be accessible from the Realm MPAM feature page.

MSMON\_OFLOW\_SR\_s, MSMON\_OFLOW\_SR\_ns, MSMON\_OFLOW\_SR\_rt, and MSMON\_OFLOW\_SR\_rl must be separate registers:

- The Secure instance (MSMON\_OFLOW\_SR\_s) accesses the monitor overflow status summary of Secure monitors.
- The Non-secure instance (MSMON\_OFLOW\_SR\_ns) accesses the monitor overflow status summary of Non-secure monitors.
- The Root instance (MSMON\_OFLOW\_SR\_rt) accesses the monitor overflow status summary of Root monitors.
- The Realm instance (MSMON\_OFLOW\_SR\_rl) accesses the monitor overflow status summary of Realm monitors.

**MSMON\_OFLOW\_SR can be accessed through the memory-mapped interfaces:**

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x08F0	MSMON_OFLOW_SR_s

Accesses on this interface are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x08F0	MSMON_OFLOW_SR_ns

Accesses on this interface are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x08F0	MSMON_OFLOW_SR_rt

When FEAT\_RME is implemented, accesses on this interface are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x08F0	MSMON_OFLOW_SR_rl

When FEAT\_RME is implemented, accesses on this interface are **RO**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.