External

Registers

# TRCPDCR, PowerDown Control Register

The TRCPDCR characteristics are:

### **Purpose**

Requests the system to provide power to the trace unit.

### **Configuration**

This register is present only when FEAT\_ETE is implemented and FEAT\_TRC\_EXT is implemented. Otherwise, direct accesses to TRCPDCR are res0.

### **Attributes**

TRCPDCR is a 32-bit register.

## Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17	16 15 14 13 12 11 10	9 8	7	6	5	4	3	2	1	0
RES0							PU	R	ES(	)

#### Bits [31:4]

Reserved, res0.

#### **PU**, bit [3]

Power Up Request.

PU	Meaning				
0b0	The system can remove power from				
	the trace unit core power domain,				
	or requests for power to the trace				
	unit core power domain are				
	implemented outside of the trace				
	unit.				
0b1	The system must provide power to				
	the trace unit core power domain.				

This field is res0.

#### Bits [2:0]

Reserved, res0.

### **Accessing TRCPDCR**

External debugger accesses to this register are unaffected by the OS Lock.

#### TRCPDCR can be accessed through the external debug interface:

Component	Offset	Instance
ETE	0x310	TRCPDCR

This interface is accessible as follows:

- When !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.