# **CMEQ** (register)

Base

**Instructions** 

Compare bitwise Equal (vector). This instruction compares each vector element from the first source SIMD&FP register with the corresponding vector element from the second source SIMD&FP register, and if the comparison is equal sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero. Depending on the settings in the CPACR EL1, CPTR EL2, and CPTR EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: Scalar and Vector

#### Scalar

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 1 1 1 1 1 1 0 size 1
                                      1 0 0 0 1 1
                               Rm
                                                          Rn
     U
```

### CMEQ $\langle V \rangle \langle d \rangle$ , $\langle V \rangle \langle m \rangle$

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size != '11' then UNDEFINED;
constant integer esize = 8 << UInt(size);</pre>
constant integer datasize = esize;
integer elements = 1;
boolean and_test = (U == '0');
```

### **Vector**

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 | Q | 1 | 0 | 1 | 1 | 1 | 0 | size | 1 |
                                            1 0 0 0 1 1
                                    Rm
                                                                   Rn
```

#### CMEQ $\langle Vd \rangle . \langle T \rangle$ , $\langle Vn \rangle . \langle T \rangle$

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if size:Q == '110' then UNDEFINED;
constant integer esize = 8 << <u>UInt</u>(size);
constant integer datasize = 64 << <u>UInt</u>(Q);
integer elements = datasize DIV esize;
boolean and test = (U == '0');
```

## **Assembler Symbols**

<V>

Is a width specifier, encoded in "size":

size	<v></v>	
0x	RESERVED	
10	RESERVED	
11	D	

<d> Is the number of the SIMD&FP destination register, in the

"Rd" field.

Is the number of the first SIMD&FP source register,

encoded in the "Rn" field.

Is the number of the second SIMD&FP source register,

encoded in the "Rm" field.

Is the name of the SIMD&FP destination register, encoded

in the "Rd" field.

Is an arrangement specifier, encoded in "size:Q":

size	Q	<t></t>
0.0	0	8B
00	1	16B
01	0	4H
01	1	8H
10	0	2S
10	1	4S
11	0	RESERVED
11	1	2D

<Vn> Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm>Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

### **Operation**

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = \underline{V}[n, datasize];
bits(datasize) operand2 = V[m, datasize];
bits(datasize) result;
bits(esize) element1;
bits(esize) element2;
boolean test_passed;
for e = 0 to elements-1
    element1 = <u>Elem[operand1, e, esize];</u>
    element2 = <u>Elem[operand2, e, esize];</u>
```

<n>

<m>

<Vd>

<T>

```
if and_test then
    test_passed = !IsZero(element1 AND element2);
else
    test_passed = (element1 == element2);
Elem[result, e, esize] = if test_passed then Ones(esize) else Zeros
V[d, datasize] = result;
```

## **Operational information**

#### If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel; Build timestamp: 2023-09-18T17:56

Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.