DSPSR_EL0, Debug Saved Program Status Register

The DSPSR EL0 characteristics are:

Purpose

Holds the saved process state for Debug state. On entering Debug state, PSTATE information is written to this register. On exiting Debug state, values are copied from this register to PSTATE.

Configuration

AArch64 System register DSPSR_EL0 bits [31:0] are architecturally mapped to AArch32 System register DSPSR[31:0].

Attributes

DSPSR EL0 is a 64-bit register.

Field descriptions

When AArch32 is supported and exiting Debug state to AArch32 state:

| 63626160595857 | 56 55 | 54 | 53 52 | 51504948 | 47 46 45 44 43 4 | 4241 | 4039 | 383 | 37 | 36 | 35 34 | 3332 |
|----------------|---------|-----|-------|----------|------------------|------|------|-----|----|-----|-------|------|
| RES0 | | | | | | | | | | | | |
| NZCVQIT[1:0 | JITSSBS | PAN | SS IL | GE | IT[7:2] | E | A I | F | TΝ | [4] | M[3 | 3:0] |
| 31302928272625 | 24 23 | 22 | 21 20 | 19181716 | 15141312111 | 10 9 | 8 7 | 6 | 5 | 4 | 3 2 | 1 0 |

Bits [63:32]

Reserved, res0.

N, bit [31]

Negative Condition flag. Copied to PSTATE.N on exiting Debug state.

The reset behavior of this field is:

Z, bit [30]

Zero Condition flag. Copied to PSTATE.Z on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

C, bit [29]

Carry Condition flag. Copied to PSTATE.C on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

V, bit [28]

Overflow Condition flag. Copied to PSTATE.V on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Q, bit [27]

Overflow or saturation flag. Copied to PSTATE.Q on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

IT, bits [15:10, 26:25]

If-Then. Copied to PSTATE.IT on exiting Debug state.

DSPSR_EL0.IT must contain a value that is valid for the instruction being returned to.

The IT field is split as follows:

- IT[1:0] is DSPSR EL0[26:25].
- IT[7:2] is DSPSR EL0[15:10].

The reset behavior of this field is:

DIT, bit [24]

When FEAT_DIT is implemented:

Data Independent Timing. Copied to PSTATE.DIT on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

SSBS, bit [23]

When FEAT SSBS is implemented:

Speculative Store Bypass. Copied to PSTATE.SSBS on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

PAN, bit [22]

When FEAT PAN is implemented:

Privileged Access Never. Copied to PSTATE.PAN on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

SS, bit [21]

Software Step. Copied to PSTATE.SS on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

IL, bit [20]

Illegal Execution state. Copied to PSTATE.IL on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

GE, bits [19:16]

Greater than or Equal flags. Copied to PSTATE.GE on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

E, bit [9]

Endianness. Copied to PSTATE.E on exiting Debug state.

If the implementation does not support big-endian operation, DSPSR_EL0.E is res0. If the implementation does not support little-endian operation, DSPSR_EL0.E is res1. On exiting Debug state, if the implementation does not support big-endian operation at the Exception level being returned to, DSPSR_EL0.E is res0, and if the implementation does not support little-endian operation at the Exception level being returned to, DSPSR_EL0.E is res1.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

A, bit [8]

SError interrupt mask. Copied to PSTATE.A on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

I, bit [7]

IRQ interrupt mask. Copied to PSTATE.I on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

F, bit [6]

FIQ interrupt mask. Copied to PSTATE.F on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

T, bit [5]

T32 Instruction set state. Copied to PSTATE.T on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

M[4], bit [4]

Execution state. Copied to PSTATE.nRW on exiting Debug state.

| M[4] | Meaning |
|------|--------------------------|
| 0b1 | AArch32 execution state. |

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

M[3:0], bits [3:0]

AArch32 Mode. Copied to PSTATE.M[3:0] on exiting Debug state.

| M[3:0] | Meaning |
|--------|-------------|
| 0000d0 | User. |
| 0b0001 | FIQ. |
| 0b0010 | IRQ. |
| 0b0011 | Supervisor. |
| 0b0110 | Monitor. |
| 0b0111 | Abort. |
| 0b1010 | Hyp. |
| 0b1011 | Undefined. |
| 0b1111 | System. |

Other values are reserved. If DSPSR_EL0.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, exiting Debug state is an illegal return event, as described in 'Illegal return events from AArch64 state'.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

When AArch64 is supported and entering or exiting Debug state from or to AArch64 state:

| 636261605958 | 57 | 56 | 55 | 54 | 53 52 | 515049484746 | 45 | 44 | 43 | 42 | 41403 | 938 | 37 | 36 | 35 | 34 | 33 |
|--------------|-----|-----|-----|-----|-------|--------------|-------|------|----|-----|-------|-----|------|------|----|--------|------------|
| | | | | | | RES0 | | | | | | | | | E | EXLOCI | PPE |
| NZCVRES0 | TCO | DIT | UAO | PAN | SSIL | RES0 | ALLIN | SSBS | BΤ | /PE | DAI | F | RES0 | M[4] | | M[| 3:0] |
| 313029282726 | 25 | 24 | 23 | 22 | 2120 | 191817161514 | 13 | 12 | 11 | 10 | 9 8 7 | 7 6 | 5 | 4 | 3 | 2 | 1 |

Bits [63:35]

Reserved, res0.

EXLOCK, bit [34] When FEAT_GCS is implemented:

Exception return state lock. Set to the value of PSTATE.EXLOCK on entering Debug state, and copied to PSTATE.EXLOCK on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

PPEND, bit [33] When FEAT_SEBEP is implemented:

PMU exception pending bit. Set to the value of PSTATE.PPEND on entering Debug state, and conditionally copied to PSTATE.PPEND on exiting Debug state.

The reset behavior of this field is:

Otherwise:

Reserved, res0.

PM, bit [32]

When FEAT EBEP is implemented:

PMU exception mask bit. Set to the value of PSTATE.PM on entering Debug state, and copied to PSTATE.PM on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

N, bit [31]

Negative Condition flag. Set to the value of PSTATE.N on entering Debug state, and copied to PSTATE.N on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Z, bit [30]

Zero Condition flag. Set to the value of PSTATE.Z on entering Debug state, and copied to PSTATE.Z on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

C, bit [29]

Carry Condition flag. Set to the value of PSTATE.C on entering Debug state, and copied to PSTATE.C on exiting Debug state.

The reset behavior of this field is:

V, bit [28]

Overflow Condition flag. Set to the value of PSTATE.V on entering Debug state, and copied to PSTATE.V on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bits [27:26]

Reserved, res0.

TCO, bit [25] When FEAT MTE is implemented:

Tag Check Override. Set to the value of PSTATE.TCO on entering Debug state, and copied to PSTATE.TCO on exiting Debug state.

When FEAT_MTE2 is not implemented, it is constrained unpredictable whether this field is res0 or behaves as if FEAT_MTE2 is implemented.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

DIT, bit [24] When FEAT DIT is implemented:

Data Independent Timing. Set to the value of PSTATE.DIT on entering Debug state, and copied to PSTATE.DIT on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

UAO, bit [23]

When FEAT_UAO is implemented:

User Access Override. Set to the value of PSTATE.UAO on entering Debug state, and copied to PSTATE.UAO on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

PAN, bit [22]

When FEAT PAN is implemented:

Privileged Access Never. Set to the value of PSTATE.PAN on entering Debug state, and copied to PSTATE.PAN on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

SS, bit [21]

Software Step. Set to the value of PSTATE.SS on entering Debug state, and conditionally copied to PSTATE.SS on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

IL, bit [20]

Illegal Execution state. Set to the value of PSTATE.IL on entering Debug state, and copied to PSTATE.IL on exiting Debug state.

The reset behavior of this field is:

Bits [19:14]

Reserved, res0.

ALLINT, bit [13] When FEAT_NMI is implemented:

All IRQ or FIQ interrupts mask. Set to the value of PSTATE.ALLINT on entering Debug state, and copied to PSTATE.ALLINT on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

SSBS, bit [12] When FEAT SSBS is implemented:

Speculative Store Bypass. Set to the value of PSTATE.SSBS on entering Debug state, and copied to PSTATE.SSBS on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

BTYPE, bits [11:10] When FEAT BTI is implemented:

Branch Type Indicator. Set to the value of PSTATE.BTYPE on entering Debug state, and copied to PSTATE.BTYPE on exiting Debug state.

The reset behavior of this field is:

Otherwise:

Reserved, res0.

D, bit [9]

Debug exception mask. Set to the value of PSTATE.D on entering Debug state, and copied to PSTATE.D on exiting Debug state.

The reset behavior of this field is:

 On a Warm reset, this field resets to an architecturally unknown value.

A, bit [8]

SError interrupt mask. Set to the value of PSTATE.A on entering Debug state, and copied to PSTATE.A on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

I, bit [7]

IRQ interrupt mask. Set to the value of PSTATE.I on entering Debug state, and copied to PSTATE.I on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

F, bit [6]

FIQ interrupt mask. Set to the value of PSTATE.F on entering Debug state, and copied to PSTATE.F on exiting Debug state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bit [5]

Reserved, res0.

M[4], bit [4]

Execution state. Set to 0b0, the value of PSTATE.nRW, on entering Debug state from AArch64 state, and copied to PSTATE.nRW on exiting Debug state.

| M[4] | Meaning |
|------|--------------------------|
| 0b0 | AArch64 execution state. |

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

M[3:0], bits [3:0]

AArch64 Exception level and selected Stack Pointer.

| M[3:0] | Meaning |
|--------|---------|
| 0000d0 | EL0t. |
| 0b0100 | EL1t. |
| 0b0101 | EL1h. |
| 0b1000 | EL2t. |
| 0b1001 | EL2h. |
| 0b1100 | EL3t. |
| 0b1101 | EL3h. |

Other values are reserved. If DSPSR_EL0.M[3:0] has a Reserved value, or a value for an unimplemented Exception level, exiting Debug state is an illegal return event, as described in 'Illegal return events from AArch64 state'.

The bits in this field are interpreted as follows:

- M[3:2] is set to the value of PSTATE.EL on entering Debug state and copied to PSTATE.EL on exiting Debug state.
- M[1] is unused and is 0 for all non-reserved values.
- M[0] is set to the value of PSTATE.SP on entering Debug state and copied to PSTATE.SP on exiting Debug state.

The reset behavior of this field is:

 On a Warm reset, this field resets to an architecturally unknown value.

Accessing DSPSR_EL0

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, DSPSR_EL0

| op0 | op1 | CRn | CRm | op2 |
|------|-------|--------|--------|-------|
| 0b11 | 0b011 | 0b0100 | 0b0101 | 0b000 |

```
if !Halted() then
    UNDEFINED;
else
    X[t, 64] = DSPSR_EL0;
```

MSR DSPSR_EL0, <Xt>

| op0 | op1 | CRn | CRm | op2 | | |
|------|-------|--------|--------|-------|--|--|
| 0b11 | 0b011 | 0b0100 | 0b0101 | 0b000 | | |

```
if !Halted() then
    UNDEFINED;
else
    DSPSR_EL0 = X[t, 64];
```

| AArch32 | AArch64 | AArch32 | AArch64 | Index by | External |
|-----------|-----------|--------------|--------------|----------|-----------|
| Registers | Registers | Instructions | Instructions | Encoding | Registers |

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.