AArch32 Instructions AArch64 Instructions Index by Encoding External Registers

SDER32_EL3, AArch32 Secure Debug Enable Register

The SDER32 EL3 characteristics are:

Purpose

Allows access to the AArch32 register <u>SDER</u> from AArch64 state only. Its value has no effect on execution in AArch64 state.

Configuration

AArch64 System register SDER32_EL3 bits [63:0] are architecturally mapped to AArch64 System register SDER32_EL2[63:0] when EL2 is implemented and FEAT SEL2 is implemented.

AArch64 System register SDER32_EL3 bits [31:0] are architecturally mapped to AArch32 System register SDER[31:0].

This register is present only when EL3 is implemented and EL1 is capable of using AArch32. Otherwise, direct accesses to SDER32_EL3 are undefined.

This register is ignored by the PE when one or more of the following are true:

- The PE is in Non-secure state.
- EL1 is using AArch64.

Attributes

SDER32 EL3 is a 64-bit register.

Field descriptions

636261605958575655545352515049484746454443424140393837363534	33	32
RES0		
RES0	SUNIDEN	SUIDEN
31302928272625242322212019181716151413121110 9 8 7 6 5 4 3 2	1	0

Bits [63:2]

Reserved, res0.

SUNIDEN, bit [1]

Secure User Non-Invasive Debug Enable.

SUNIDEN	Meaning
0b0	This bit has no effect on
	non-invasive debug.
0b1	Non-invasive debug is
	allowed in Secure EL0 using
	AArch32.

When Secure EL1 is using AArch32, the forms of non-invasive debug affected by this control are:

- The PC Sample-based Profiling Extension. See About the PC Sample-based Profiling Extension.
- When SelfHostedTraceEnabled() == FALSE, processor trace.
- Performance Monitors.

When Secure EL1 is using AArch64, this bit has no effect.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

SUIDEN, bit [0]

Secure User Invasive Debug Enable.

SUIDEN	Meaning
0b0	This bit does not affect the
	generation of debug
	exceptions at Secure EL0.
0b1	If EL1 is using AArch32,
	debug exceptions from
	Secure EL0 are enabled.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing SDER32 EL3

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, SDER32_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0001	0b001

```
if !HaveEL(EL3) || !HaveAArch32EL(EL1) then
        UNDEFINED;
elsif PSTATE.EL == EL0 then
        UNDEFINED;
elsif PSTATE.EL == EL1 then
        UNDEFINED;
elsif PSTATE.EL == EL2 then
        UNDEFINED;
elsif PSTATE.EL == EL3 then
        X[t, 64] = SDER32_EL3;
```

MSR SDER32_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0001	0b001

```
if !HaveEL(EL3) || !HaveAArch32EL(EL1) then
        UNDEFINED;
elsif PSTATE.EL == EL0 then
        UNDEFINED;
elsif PSTATE.EL == EL1 then
        UNDEFINED;
elsif PSTATE.EL == EL2 then
        UNDEFINED;
elsif PSTATE.EL == EL3 then
        SDER32_EL3 = X[t, 64];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.