x by	<u>Sh</u>
ding	<u>Pseu</u>

#### **BCAX**

Bit Clear and exclusive-OR performs a bitwise AND of the 128-bit vector in a source SIMD&FP register and the complement of the vector in another source SIMD&FP register, then performs a bitwise exclusive-OR of the resulting vector and the vector in a third source SIMD&FP register, and writes the result to the destination SIMD&FP register.

This instruction is implemented only when *FEAT SHA3* is implemented.

# Advanced SIMD (FEAT\_SHA3)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0  

1 1 0 0 1 1 1 0 0 0 1 Rm 0 Ra Rn Rd
```

```
BCAX <Vd>.16B, <Vn>.16B, <Vm>.16B, <Va>.16B

if !IsFeatureImplemented(FEAT_SHA3) then UNDEFINED;
```

```
if !IsFeatureImplemented(FEAT_SHA3) then UNDEFINED;
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer a = UInt(Ra);
```

## **Assembler Symbols**

<vd></vd>	Is the name of the SIMD&FP destination register, encoded
	1 "5 1" ( 1 1

in the "Rd" field.

<Vn> Is the name of the first SIMD&FP source register, encoded

in the "Rn" field.

<Vm> Is the name of the second SIMD&FP source register,

encoded in the "Rm" field.

<Va> Is the name of the third SIMD&FP source register, encoded

in the "Ra" field.

### **Operation**

```
AArch64.CheckFPAdvSIMDEnabled();

bits(128) Vm = V[m, 128];

bits(128) Vn = V[n, 128];

bits(128) Va = V[a, 128];

V[d, 128] = Vn EOR (Vm AND NOT(Va));
```

## **Operational information**

### If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu