AMDEVAFF0, Activity Monitors Device Affinity Register 0

The AMDEVAFFO characteristics are:

Purpose

Copy of the low half of the PE <u>MPIDR_EL1</u> register that allows a debugger to determine which PE in a multiprocessor system the AMU component relates to.

Configuration

It is implementation defined whether AMDEVAFF0 is implemented in the Core power domain or in the Debug power domain.

Implementation of this register is optional.

This register is present only when FEAT AMUv1 is implemented.

Attributes

AMDEVAFF0 is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 MPIDR_EL1Io

MPIDR EL1lo, bits [31:0]

<u>MPIDR_EL1</u> low half. Read-only copy of the low half of <u>MPIDR_EL1</u>, as seen from the highest implemented Exception level.

Accessing AMDEVAFF0

AMDEVAFF0 can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
AMU	0xFA8	AMDEVAFF0

Accesses on this interface are **RO**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.