x by	Sh
ding	Pseud

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

# STCLR, STCLRL

Atomic bit clear on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, performs a bitwise AND with the complement of the value held in a register on it, and stores the result back to memory.

- STCLR does not have release semantics.
- STCLRL stores to memory with release semantics, as described in *Load-Acquire*, *Store-Release*.

For information about memory accesses, see *Load/Store addressing modes*.

This is an alias of LDCLR, LDCLRA, LDCLRAL, LDCLRL. This means:

- The encodings in this description are named to match the encodings of LDCLR, LDCLRA, LDCLRAL, LDCLRL.
- The description of <u>LDCLR</u>, <u>LDCLRA</u>, <u>LDCLRAL</u>, <u>LDCLRL</u> gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

# Integer (FEAT\_LSE)

31 30 29 2	8 27 26 25 24 23 22 21 2	20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3 2 1 0
1 x 1 1	1 0 0 0 0 R 1	Rs 0 0 0 1 0 0 Rn	1 1 1 1 1
size	Α	орс	Rt

## 32-bit LDCLR alias (size == 10 && R == 0)

```
STCLR <Ws>, [<Xn | SP>]

is equivalent to

LDCLR <Ws>, WZR, [<Xn | SP>]
```

and is always the preferred disassembly.

#### 32-bit LDCLRL alias (size == 10 && R == 1)

```
STCLRL <Ws>, [<Xn|SP>]
is equivalent to

LDCLRL <Ws>, WZR, [<Xn|SP>]
and is always the preferred disassembly.
```

#### 64-bit LDCLR alias (size == 11 && R == 0)

```
STCLR <Xs>, [<Xn | SP>]
```

is equivalent to

and is always the preferred disassembly.

# 64-bit LDCLRL alias (size == 11 && R == 1)

```
STCLRL <Xs>, [<Xn | SP>]
```

is equivalent to

and is always the preferred disassembly.

# **Assembler Symbols**

<Ws> Is the 32-bit name of the general-purpose register holding

the data value to be operated on with the contents of the

memory location, encoded in the "Rs" field.

<Xs> Is the 64-bit name of the general-purpose register holding

the data value to be operated on with the contents of the

memory location, encoded in the "Rs" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or

stack pointer, encoded in the "Rn" field.

## **Operation**

The description of <u>LDCLR</u>, <u>LDCLRA</u>, <u>LDCLRA</u>L, <u>LDCLRL</u> gives the operational pseudocode for this instruction.

## **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> Instructions Instructions Instructions Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu