External

## **TRCCIDCCTLR1, Context Identifier Comparator Control Register 1**

The TRCCIDCCTLR1 characteristics are:

## **Purpose**

Contains Context identifier mask values for the TRCCIDCVR<n> registers, for n = 4 to 7.

## Configuration

External register TRCCIDCCTLR1 bits [31:0] are architecturally mapped to AArch64 System register TRCCIDCCTLR1[31:0].

This register is present only when FEAT ETE is implemented, FEAT TRC EXT is implemented, UInt(TRCIDR4.NUMCIDC) > 0x4 and UInt(TRCIDR2.CIDSIZE) > 0. Otherwise, direct accesses to TRCCIDCCTLR1 are res0.

### **Attributes**

TRCCIDCCTLR1 is a 32-bit register.

## Field descriptions

31	30	29	28	27	26	25	24	23	22
COMP7[7]	COMP7[6]	COMP7[5]	COMP7[4]	COMP7[3]	COMP7[2]	COMP7[1]	COMP7[0]	COMP6[7]	COMP6[6

COMP7[< m >], bit [m + 24], for m = 7 to 0 When UInt(TRCIDR4.NUMCIDC) > 7:

> TRCCIDCVR7 mask control. Specifies the mask value that the trace unit applies to TRCCIDCVR7. Each bit in this field corresponds to a byte in TRCCIDCVR7.

COMP7[ <m>]</m>	Meaning
0b0	The trace unit includes TRCCIDCVR7[(m× 8+7):(m×8)] when it performs the Context identifier comparison.

0b1	The trace unit ignores TRCCIDCVR7[(m×
	8+7):(m×8)] when it
	performs the Context
	identifier comparison.

This bit is res0 if  $m \ge TRCIDR2.CIDSIZE$ .

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

# COMP6[<m>], bit [m+16], for m = 7 to 0 When UInt(TRCIDR4.NUMCIDC) > 6:

TRCCIDCVR6 mask control. Specifies the mask value that the trace unit applies to TRCCIDCVR6. Each bit in this field corresponds to a byte in TRCCIDCVR6.

COMP6[ <m>]</m>	Meaning
0b0	The trace unit includes
	TRCCIDCVR6[(m×
	8+7):(mÃ $-8$ )] when it
	performs the Context
	identifier comparison.
0b1	The trace unit ignores
	TRCCIDCVR6[(m×
	$8+7$ ):(m $\tilde{A}$ — $8$ )] when it
	performs the Context
	identifier comparison.

This bit is res0 if  $m \ge TRCIDR2.CIDSIZE$ .

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

## COMP5[<m>], bit [m+8], for m = 7 to 0 When UInt(TRCIDR4.NUMCIDC) > 5:

TRCCIDCVR5 mask control. Specifies the mask value that the trace unit applies to TRCCIDCVR5. Each bit in this field corresponds to a byte in TRCCIDCVR5.

COMP5[ <m>]</m>	Meaning
0b0	The trace unit includes
	TRCCIDCVR5[(m×
	$8+7$ ):(m $\tilde{A}$ — $8$ )] when it
	performs the Context
	identifier comparison.
0b1	The trace unit ignores
	TRCCIDCVR5[(m×
	8+7):(mÃ $-8$ )] when it
	performs the Context
	identifier comparison.

This bit is res0 if  $m \ge TRCIDR2$ .CIDSIZE.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

### COMP4[<m>], bit [m], for m = 7 to 0 When UInt(TRCIDR4.NUMCIDC) > 4:

TRCCIDCVR4 mask control. Specifies the mask value that the trace unit applies to TRCCIDCVR4. Each bit in this field corresponds to a byte in TRCCIDCVR4.

COMP4[ <m>]</m>	Meaning
0b0	The trace unit includes
	TRCCIDCVR4[(m×
	$8+7$ ):(m $\tilde{A}$ — $8$ )] when it
	performs the Context
	identifier comparison.
0b1	The trace unit ignores
	TRCCIDCVR4[(m×
	$8+7$ ):(m $\tilde{A}$ — $8$ )] when it
	performs the Context
	identifier comparison.

This bit is res0 if  $m \ge TRCIDR2$ .CIDSIZE.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

## **Accessing TRCCIDCCTLR1**

If software uses the  $\underline{TRCCIDCVR} < n >$  registers, for n = 4 to 7, then it must program this register.

If software sets a mask bit to 1 then it must program the relevant byte in  $\underline{TRCCIDCVR} < n >$  to  $0 \times 00$ .

If any bit is 1 and the relevant byte in  $\underline{TRCCIDCVR} < n >$  is not  $0 \times 00$ , the behavior of the Context Identifier Comparator is constrained unpredictable. In this scenario the comparator might match unexpectedly or might not match.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

#### TRCCIDCCTLR1 can be accessed through the external debug interface:

Component	Offset	Instance	
ETE	0x684	TRCCIDCCTLR1	

This interface is accessible as follows:

- When OSLockStatus(), or !AllowExternalTraceAccess() or ! IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<b>External</b>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.