AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

GITS_SGIR, ITS SGI Register

The GITS SGIR characteristics are:

Purpose

Written by software to signal a virtual SGI for translation by the ITS.

Configuration

This register is present only when FEAT_GICv4p1 is implemented. Otherwise, direct accesses to GITS SGIR are res0.

This register is provided only in FEAT GICv4p1 implementations.

Attributes

GITS SGIR is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RES0	vPEID	
RES0		VINTID
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4	3 2 1 0

Bits [63:48]

Reserved, res0.

vPEID, bits [47:32]

ID of target vPEID.

The size of this field is implementation defined, and is specified by the <u>GICD_TYPER2</u>.VIL and <u>GICD_TYPER2</u>.VID fields. Unimplemented bits are res0.

Bits [31:4]

Reserved, res0.

vINTID, bits [3:0]

INTID of virtual SGI.

Accessing GITS_SGIR

64-bit access only.

GITS_SGIR can be accessed through the memory-mapped interfaces:

Component	Offset		
GIC ITS control	0x20020		

Accesses on this interface are WO.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

 $28/03/2023\ 16:01;\ 72747e43966d6b97dcbd230a1b3f0421d1ea3d94$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.