GPCCR_EL3, Granule Protection Check Control Register (EL3)

The GPCCR EL3 characteristics are:

Purpose

The control register for Granule Protection Checks.

Configuration

This register is present only when FEAT_RME is implemented. Otherwise, direct accesses to GPCCR EL3 are undefined.

Attributes

GPCCR EL3 is a 64-bit register.

Field descriptions

6362616059585756	55545352	51	50	49	48	<u>4746</u> 4	<u> 1544</u>	<u>43 42</u>	<u>41 40</u>	393837363	5343332
RES0											
RES0	L0GPTSZ	RES0	TBGPCD	GPCP	GPC	PGS	SH	ORGI	IRGN	RES0	PPS
3130292827262524	23222120	19	18	17	16	15141	L312	11 10	9 8	7 6 5 4 3	2 1 0

Bits [63:24]

Reserved, res0.

LOGPTSZ, bits [23:20]

Level 0 GPT entry size.

This field advertises the number of least-significant address bits protected by each entry in the level 0 GPT.

L0GPTSZ	Meaning
000000	30-bits. Each entry covers
	1GB of address space.
0b0100	34-bits. Each entry covers
	16GB of address space.
0b0110	36-bits. Each entry covers
	64GB of address space.
0b1001	39-bits. Each entry covers
	512GB of address space.

All other values are reserved.

Access to this field is **RO**.

Bit [19]

Reserved, res0.

TBGPCD, bit [18] When FEAT TRBE EXT is implemented:

Trace Buffer Granule Protection Check Disabled. Controls whether the Trace Buffer Unit accepts or rejects trace when Granule Protection Checks are disabled.

TBGPCD	Meaning
0b0	The Trace Buffer Unit rejects
	trace when GPCCR_EL3.GPC
	is 0.
0b1	The Trace Buffer Unit
	accepts trace when
	GPCCR EL3.GPC is 0.

When the Trace Buffer Unit rejects trace, the trace might remain buffered by the trace unit until the Trace Buffer Unit is able to accept trace. When the Trace Buffer Unit accepts trace, the Trace Buffer Unit writes the trace to memory.

Note

Setting GPCCR_EL3.{TBGPCD, GPC} to {1, 0} means that the Trace Buffer Unit might write to memory without any Granule Protection Checks. The addresses that the Trace Buffer Unit writes to can be programmed by an external agent. The physical address spaces the Trace Buffer Unit can address are restricted by an implementation defined debug authentication interface.

Setting GPCCR_EL3.{TBGPCD, GPC} to {1, 1} means that GPCCR_EL3.{TBGPCD, GPC} will become {1, 0} on a Warm reset.

This field is ignored by the PE and treated as one when any of the following are true:

- GPCCR EL3.GPC == 1.
- ExternalRootInvasiveDebugEnabled() == TRUE.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

Otherwise:

Reserved, res0.

GPCP, bit [17]

Granule Protection Check Priority.

This control governs behavior of granule protection checks on fetches of stage 2 Table descriptors.

GPCP	Meaning	
0b0	GPC faults are all reported with	
	a priority that is consistent with	
	the GPC being performed on any	
	access to physical address	
	space.	
0b1	A GPC fault for the fetch of a	
	Table descriptor for a stage 2	
	translation table walk might not	
	be generated or reported.	
	All other GPC faults are reported	
	with a priority consistent with	
	the GPC being performed on all	
	accesses to physical address	
	1 0	
	spaces.	

This bit is permitted to be cached in a TLB.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

GPC, bit [16]

Granule Protection Check Enable.

GPC	Meaning
0b0	Granule protection checks are
	disabled. Accesses are not
	prevented by this mechanism.

0b1	All accesses to physical address
	spaces are subject to granule
	protection checks, except for
	fetches of GPT information and
	accesses governed by the
	GPCCR_EL3.GPCP control.

If any stage of translation is enabled, this bit is permitted to be cached in a TLB.

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

PGS, bits [15:14]

Physical Granule size.

PGS	Meaning
0b00	4KB.
0b01	64KB.
0b10	16KB.

All other values are reserved.

The value of this field is permitted to be cached in a TLB.

Granule sizes not supported for stage 1 and not supported for stage 2, as defined in ID_AA64MMFR0_EL1, are reserved. For example, if ID_AA64MMFR0_EL1. TGran16 == 0b0000 and ID_AA64MMFR0_EL1. TGran16_2 == 0b0001, then the PGS encoding 0b10 is reserved.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

SH, bits [13:12]

GPT fetch Shareability attribute

SH	Meaning
0b00	Non-shareable.
0b10	Outer Shareable.
0b11	Inner Shareable.

All other values are reserved.

Fetches of GPT information are made with the Shareability attribute that is configured in this field.

If both ORGN and IRGN are configured with Non-cacheable attributes, it is invalid to configure this field to any value other than 0b10.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

ORGN, bits [11:10]

GPT fetch Outer cacheability attribute.

ORGN	Meaning
0000	Normal memory, Outer Non-cacheable.
0b01	Normal memory, Outer Write- Back Read-Allocate Write- Allocate Cacheable.
0b10	Normal memory, Outer Write- Through Read-Allocate No Write-Allocate Cacheable.
0b11	Normal memory, Outer Write- Back Read-Allocate No Write- Allocate Cacheable.

Fetches of GPT information are made with the Outer cacheability attributes configured in this field.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

IRGN, bits [9:8]

GPT fetch Inner cacheability attribute.

IRGN	Meaning
0b00	Normal memory, Inner Non- cacheable.
0b01	Normal memory, Inner Write- Back Read-Allocate Write- Allocate Cacheable.
0b10	Normal memory, Inner Write- Through Read-Allocate No Write- Allocate Cacheable.
0b11	Normal memory, Inner Write- Back Read-Allocate No Write- Allocate Cacheable.

Fetches of GPT information are made with the Inner cacheability attributes configured in this field.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bits [7:3]

Reserved, res0.

PPS, bits [2:0]

Protected Physical Address Size.

The size of the memory region protected by <u>GPTBR_EL3</u>, in terms of the number of least-significant address bits.

PPS	Meaning
0b000	32 bits, 4GB protected address
	space.
0b001	36 bits, 64GB protected address
	space.
0b010	40 bits, 1TB protected address
	space.
0b011	42 bits, 4TB protected address
	space.
0b100	44 bits, 16TB protected address
	space.
0b101	48 bits, 256TB protected address
	space.
0b110	52 bits, 4PB protected address
	space.

All other values are reserved.

Configuration of this field to a value exceeding the implemented physical address size is invalid.

The value of this field is permitted to be cached in a TLB.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing GPCCR_EL3

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, GPCCR_EL3

op0	op1	CRn	CRm	op2	
0b11	0b110	0b0010	0b0001	0b110	

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    X[t, 64] = GPCCR_EL3;
```

MSR GPCCR EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b0010	0b0001	0b110

```
if PSTATE.EL == EL0 then
     UNDEFINED;
elsif PSTATE.EL == EL1 then
     UNDEFINED;
elsif PSTATE.EL == EL2 then
     UNDEFINED;
elsif PSTATE.EL == EL3 then
     GPCCR_EL3 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.