# PMDEVAFF, Performance Monitors Device Affinity register

The PMDEVAFF characteristics are:

### **Purpose**

Copy of the PE <u>MPIDR\_EL1</u> register that allows a debugger to determine which PE in a multiprocessor system the Performance Monitor component relates to.

### **Configuration**

This register is present only when FEAT\_PMUv3\_EXT64 is implemented. Otherwise, direct accesses to PMDEVAFF are res0.

#### **Attributes**

PMDEVAFF is a 64-bit register.

This register is part of the **PMU** block.

# Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### MPIDR\_EL1, bits [63:0]

<u>MPIDR\_EL1</u>. Read-only copy of <u>MPIDR\_EL1</u>, as seen from the highest implemented Exception level.

## **Accessing PMDEVAFF**

Accesses to this register use the following encodings:

## Accessible at offset 0xFA8 from PMU

- When FEAT\_DoPD is implemented and !IsCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	External
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.