AArch64
Instructions

Index by Encoding

External Registers

TRBBASER_EL1, Trace Buffer Base Address Register

The TRBBASER EL1 characteristics are:

Purpose

Defines the base address for the trace buffer.

Configuration

AArch64 System register TRBBASER_EL1 bits [63:0] are architecturally mapped to External register <u>TRBBASER_EL1[63:0]</u> when FEAT TRBE EXT is implemented.

This register is present only when FEAT_TRBE is implemented. Otherwise, direct accesses to TRBBASER_EL1 are undefined.

Attributes

TRBBASER_EL1 is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

BASE						
BASE	RES0					
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	11109876543210					

BASE, bits [63:12]

Trace Buffer Base pointer address. (TRBBASER_EL1.BASE << 12) is the address of the first byte in the trace buffer. Bits [11:0] of the Base pointer address are always zero. If the smallest implemented translation granule is not 4KB, then TRBBASER_EL1[N-1:12] are res0, where N is the implementation defined value Log₂(smallest implemented translation granule).

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Bits [11:0]

Reserved, res0.

Accessing TRBBASER_EL1

The PE might ignore a write to TRBBASER_EL1 if any of the following apply:

- <u>TRBLIMITR_EL1</u>.E == 1, and either FEAT_TRBE_EXT is not implemented or the Trace Buffer Unit is using Self-hosted mode.
- <u>TRBLIMITR_EL1</u>.XE == 1, FEAT_TRBE_EXT is implemented, and the Trace Buffer Unit is using External mode.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, TRBBASER EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1011	0b010

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && (MDCR_EL3.NSTB[0] == '0' |
MDCR_EL3.NSTB[1] != SCR_EL3.NS |
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSTBE !=
SCR_EL3.NSE)) then
        UNDEFINED;
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT FGT) && (!HaveEL(EL3) | |
SCR EL3.FGTEn == '1') && HDFGRTR EL2.TRBBASER EL1 ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.E2TB == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && (MDCR_EL3.NSTB[0] == '0' |
MDCR_EL3.NSTB[1] != SCR_EL3.NS |
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSTBE !=
SCR EL3.NSE)) then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        X[t, 64] = TRBBASER\_EL1;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
```

```
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && (MDCR_EL3.NSTB[0] == '0' || MDCR_EL3.NSTB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT RME) && MDCR EL3.NSTBE !=
SCR EL3.NSE)) then
         UNDEFINED;
    elsif HaveEL(EL3) && (MDCR_EL3.NSTB[0] == '0' |
MDCR_EL3.NSTB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSTBE !=
SCR EL3.NSE)) then
         if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
         else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
         X[t, 64] = TRBBASER\_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = TRBBASER\_EL1;
```

MSR TRBBASER_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1011	0b010

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && (MDCR_EL3.NSTB[0] == '0' |
MDCR_EL3.NSTB[1] != SCR_EL3.NS |
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSTBE !=
SCR_EL3.NSE)) then
        UNDEFINED;
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGWTR_EL2.TRBBASER_EL1 ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.E2TB == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && (MDCR_EL3.NSTB[0] == '0' |
MDCR_EL3.NSTB[1] != SCR_EL3.NS |
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSTBE !=
SCR_EL3.NSE)) then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
        TRBBASER\_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
```

```
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && (MDCR_EL3.NSTB[0] == '0' || MDCR_EL3.NSTB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSTBE !=
SCR_EL3.NSE)) then
        UNDEFINED;
    elsif HaveEL(EL3) && (MDCR_EL3.NSTB[0] == '0' |
MDCR_EL3.NSTB[1] != SCR_EL3.NS |
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSTBE !=
SCR EL3.NSE)) then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRBBASER_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    TRBBASER_EL1 = X[t, 64];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.