<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Pseu

TLBIP

TLB Invalidate Pair operation.

This is an alias of **SYSP**. This means:

- The encodings in this description are named to match the encodings of SYSP.
- The description of <u>SYSP</u> gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

System (FEAT_D128)

```
TLBIP <tlbip_op>{, <Xt1>, <Xt2>}
```

is equivalent to

```
SYSP #<op1>, <Cn>, <Cm>, #<op2>{, <Xt1>, <Xt2>}
```

and is the preferred disassembly when SysOp(op1,CRn,CRm,op2) == Sys_TLBIP.

in the "op2" field.

Assembler Symbols

<op1></op1>	Is a 3-bit unsigned immediate, in the range 0 to 6, encoded in the "op1" field.
<cn></cn>	Is a name 'Cn', with 'n' in the range 8 to 9, encoded in the "CRn" field.
<cm></cm>	Is a name 'Cm', with 'm' in the range 0 to 7, encoded in the "CRm" field.
<op2></op2>	Is a 3-bit unsigned immediate, in the range 0 to 7, encoded

Is a TLBIP instruction name, as listed for the TLBIP system pair instruction group, encoded in "op1:CRn:CRm:op2":

op1	CRn	CRm	op2	<tlbip_op></tlbip_op>	Architectura Feature
000	1000	0001	001	VAE1OS	FEAT_D128
000	1000	0001	011	VAAE1OS	FEAT_D128
000	1000	0001	101	VALE1OS	FEAT_D128
000	1000	0001	111	VAALE1OS	FEAT_D128
000	1000	0010	001	RVAE1IS	FEAT_D128
000	1000	0010	011	RVAAE1IS	FEAT_D128
000	1000	0010	101	RVALE1IS	FEAT_D128
000	1000	0010	111	RVAALE1IS	FEAT_D128
000	1000	0011	001	VAE1IS	FEAT_D128
000	1000	0011	011	VAAE1IS	FEAT_D128
000	1000	0011	101	VALE1IS	FEAT_D128
000	1000	0011	111	VAALE1IS	FEAT_D128
000	1000	0101	001	RVAE1OS	FEAT_D128
000	1000	0101	011	RVAAE1OS	FEAT_D128
000	1000	0101	101	RVALE1OS	FEAT_D128
000	1000	0101	111	RVAALE1OS	FEAT_D128
000	1000	0110	001	RVAE1	FEAT_D128
000	1000	0110	011	RVAAE1	FEAT_D128
000	1000	0110	101	RVALE1	FEAT_D128
000	1000	0110	111	RVAALE1	FEAT_D128
000	1000	0111	001	VAE1	FEAT_D128
000	1000	0111	011	VAAE1	FEAT_D128
000	1000	0111	101	VALE1	FEAT_D128
000 000	1000	0111	111	VAALE1	FEAT_D128
000	1001 1001	0001 0001	001 011	VAE1OSNXS VAAE1OSNXS	FEAT_D128 FEAT_D128
000	1001	0001	101	VALE10SNXS	FEAT_D128
000	1001	0001	111	VALETOSNAS VAALE1OSNAS	FEAT D128
000	1001	0010	001	RVAE1ISNXS	FEAT_D128
000	1001	0010	011	RVAAE1ISNXS	FEAT_D128
000	1001	0010	101	RVALE1ISNXS	FEAT_D128
000	1001	0010	111	RVAALE1ISNXS	FEAT_D128
000	1001	0011	001	VAE1ISNXS	FEAT_D128
000	1001	0011	011	VAAE1ISNXS	FEAT_D128
000	1001	0011	101	VALE1ISNXS	FEAT_D128
000	1001	0011	111	VAALE1ISNXS	FEAT_D128
000	1001	0101	001	RVAE1OSNXS	FEAT_D128
000	1001	0101	011	RVAAE1OSNXS	FEAT_D128
000	1001	0101	101	RVALE1OSNXS	FEAT_D128
000	1001	0101	111	RVAALE1OSNXS	FEAT_D128
000	1001	0110	001	RVAE1NXS	FEAT_D128
000	1001	0110	011	RVAAE1NXS	FEAT_D128
000	1001	0110	101	RVALE1NXS	FEAT_D128
000	1001	0110	111	RVAALE1NXS	FEAT_D128
000	1001	0111	001	VAE1NXS	FEAT_D128
000	1001	0111	011	VAAE1NXS	FEAT_D128
000	1001	0111	101	VALE1NXS	FEAT_D128
000	1001	0111	111	VAALE1NXS	FEAT_D128
100	1000 1000	0000 0000	001	IPAS2E1IS	FEAT_D128
100 100	1000	0000	010 101	RIPAS2E1IS IPAS2LE1IS	FEAT_D128 FEAT D128
100	1000	0000	110		FEAT_D120

<xt1></xt1>	Is the 64-bit name of the first optional general-purpose source register, defaulting to '11111', encoded in the "Rt" field.
<xt2></xt2>	Is the 64-bit name of the second optional general-purpose source register, defaulting to '11111', encoded as "Rt" +1. Defaults to '11111' if "Rt" = '11111'.

Operation

The description of $\underline{\text{SYSP}}$ gives the operational pseudocode for this instruction.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
Instructions	Instructions	Instructions	Instructions	Encoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu