AArch64
Instructions

Index by Encoding

External Registers

## ERR<n>ADDR, Error Record <n> Address Register, n = 0 - 65534

The ERR<n>ADDR characteristics are:

## **Purpose**

If an address is associated with a detected error, then it is written to ERR<n>ADDR when the error is recorded. It is implementation defined how the recorded address maps to the software-visible physical address. Software might have to reconstruct the actual physical addresses using the identity of the node and knowledge of the system.

## **Configuration**

This register is present only when error record <n> is implemented and error record <n> includes an address associated with an error. Otherwise, direct accesses to ERR<n>ADDR are res0.

<u>ERR<q>FR</u> describes the features implemented by the node that owns error record <n>. <q> is the index of the first error record owned by the same node as error record <n>. If the node owns a single record then q = n.

### **Attributes**

ERR<n>ADDR is a 64-bit register.

## Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

NS SI AI VANSE RESO PADDR

PADDR

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

## NS, bit [63] When FEAT RME is implemented:

Non-secure attribute. With ERR<n>ADDR.NSE, indicates the physical address space of the recorded location.

NS Meaning	NS	Meaning
------------	----	---------

0d0	When ERR <n>ADDR.NSE == 0: ERR<n>ADDR.PADDR is a Secure</n></n>
	address.
	When $ERR < n > ADDR.NSE == 1$ :
	ERR <n>ADDR.PADDR is a Root</n>
	address.
0b1	When $ERR < n > ADDR.NSE == 0$ :
	ERR <n>ADDR.PADDR is a Non-</n>
	secure address.
	When ERR $<$ n $>$ ADDR.NSE == 1:
	ERR <n>ADDR.PADDR is a Realm</n>
	address.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

#### Otherwise:

Non-secure attribute.

NS	Meaning
0b0	ERR <n>ADDR.PADDR is a Secure</n>
	address.
0b1	ERR <n>ADDR.PADDR is a Non-</n>
	secure address.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

# SI, bit [62] When FEAT\_RME is implemented:

Secure Incorrect. Indicates whether ERR<n>ADDR. $\{NS, NSE\}$  are valid.

SI	Meaning	
0b0	ERR <n>ADDR.{NS, NSE} are</n>	
	correct. That is, they match the	
	programmers' view of the physical	
	address space for the recorded	
	location.	
0b1	ERR <n>ADDR.{NS, NSE} might</n>	
	not be correct, and might not	
	match the programmers' view of	
	the physical address space for the	
	recorded location.	

It is implementation defined whether this field is read-only or read/write.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

#### Otherwise:

Secure Incorrect. Indicates whether ERR<n>ADDR.NS is valid.

SI	Meaning
0b0 ERR <n>ADDR.NS is correct. The</n>	
	is, it matches the programmers'
	view of the Non-secure attribute
	for the recorded location.
0b1	ERR <n>ADDR.NS might not be</n>
	correct, and might not match the
	programmers' view of the Non-
	secure attribute for the recorded
	location.

It is implementation defined whether this field is read-only or read/write.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

#### AI, bit [61]

Address Incorrect. Indicates whether ERR<n>ADDR.PADDR is a valid physical address that is known to match the programmers' view of the physical address for the recorded location.

AI	Meaning	
0b0	ERR <n>ADDR.PADDR is a valid</n>	
	physical address. That is, it	
	matches the programmers' view of	
	the physical address for the	
	recorded location.	
0b1	ERR <n>ADDR.PADDR might not</n>	
	be a valid physical address, and	
	might not match the programmers'	
	view of the physical address for the	
	recorded location.	

It is implementation defined whether this field is read-only or read/write.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

#### **VA, bit [60]**

Virtual Address. Indicates whether ERR<n>ADDR.PADDR field is a virtual address.

VA	Meaning
0b0	ERR <n>ADDR.PADDR is not a</n>
	virtual address.
0b1	ERR <n>ADDR.PADDR is a virtual</n>
	address.

No context information is provided for the virtual address. When ERR<n>ADDR.VA is recorded as 1, ERR<n>ADDR.{NS, SI, AI} are recorded as {0, 1, 1} and, if FEAT\_RME is implemented, ERR<n>ADDR.NSE is recorded as 0.

Support for this field is optional. If this field is not implemented and ERR<n>ADDR.PADDR field is a virtual address, then ERR<n>ADDR.{NS, SI, AI} read as {0, 1, 1} and, if FEAT\_RME is implemented, ERR<n>ADDR.NSE reads as 0.

It is implementation defined whether this field is read-only or read/write.

The reset behavior of this field is:

 On a Cold reset, this field resets to an architecturally unknown value.

#### NSE, bit [59] When FEAT RME is implemented:

Physical Address Space. Together with ERR<n>ADDR.NS, indicates the address space for ERR<n>ADDR.PADDR.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### Bits [58:56]

Reserved, res0.

#### **PADDR**, bits [55:0]

Physical Address. Address of the recorded location. If the physical address size implemented by this component is smaller than the size of this field, then high-order bits are unimplemented and either res0 or have a fixed read-only implementation defined value. Low-order address bits might also be unimplemented and res0, for example, if the physical address is always aligned to the size of a protection granule.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

## Accessing ERR<n>ADDR

#### **ERR**<n>ADDR can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
RAS	0x018 +	ERR <n>ADDR</n>
	(64 * n)	

This interface is accessible as follows:

- When the Common Fault Injection Model Extension is implemented by the node that owns this error record, ERR<q>PFGF.AV == 0 and ERR<n>STATUS.AV == 1, accesses to this register are **RO**.
- When the Common Fault Injection Model Extension is not implemented by the node that owns this error record and ERR<n>STATUS.AV == 1, accesses to this register are RO.
- Otherwise, accesses to this register are **RW**.

AArch32 AArch64 AArch32 AArch64 Index by External Registers Registers Instructions Instructions Encoding Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.