

## MSMON\_CFG\_MBWU\_CTL, MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register

The MSMON\_CFG\_MBWU\_CTL characteristics are:

### Purpose

Controls the MBWU monitor selected by [MSMON\\_CFG\\_MON\\_SEL](#).

MSMON\_CFG\_MBWU\_CTL\_s controls the Secure memory bandwidth usage monitor instance selected by the Secure instance of [MSMON\\_CFG\\_MON\\_SEL](#). MSMON\_CFG\_MBWU\_CTL\_ns controls Non-secure memory bandwidth usage monitor instance selected by the Non-secure instance of [MSMON\\_CFG\\_MON\\_SEL](#).

MSMON\_CFG\_MBWU\_CTL\_rt controls the monitor configuration for the Root PARTID selected by the Root instance of [MSMON\\_CFG\\_MON\\_SEL](#). MSMON\_CFG\_MBWU\_CTL\_rl controls the monitor configuration for the Realm PARTID selected by the Realm instance of [MSMON\\_CFG\\_MON\\_SEL](#).

If [MPAMF\\_IDR](#).HAS\_RIS is 1, the monitor instance configuration accessed is for the resource instance currently selected by [MSMON\\_CFG\\_MON\\_SEL](#).RIS and the monitor instance of that resource instance selected by [MSMON\\_CFG\\_MON\\_SEL](#).MON\_SEL.

### Configuration

This register is present only when FEAT\_MPAM is implemented, MPAMF\_IDR.HAS\_MSMON == 1 and MPAMF\_MSMON\_IDR.MSMON\_MBWU == 1. Otherwise, direct accesses to MSMON\_CFG\_MBWU\_CTL are res0.

The power and reset domain of each MSC component is specific to that component.

### Attributes

MSMON\_CFG\_MBWU\_CTL is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19
<a href="#">ENCAPT_EVNT</a>	<a href="#">CAPT_RESET</a>	<a href="#">OFLOW_STATUS</a>	<a href="#">OFLOW_INTR</a>	<a href="#">OFLOW_FRZ</a>	<a href="#">OFLOW_CAPT</a>	<a href="#">SUBTYPE</a>	<a href="#">SCLENC</a>					

**EN, bit [31]**

Enabled.

EN	Meaning
0b0	The monitor instance is disabled and must not collect any information.
0b1	The monitor instance is enabled to collect information according to the configuration of the instance.

**CAPT\_EVNT, bits [30:28]**

Capture event selector.

When the selected capture event occurs, [MSMON\\_MBWU](#) of the monitor instance is copied to [MSMON\\_MBWU\\_CAPTURE](#) of the same instance. If the long counter is also implemented, [MSMON\\_MBWU\\_L](#) is also copied to [MSMON\\_MBWU\\_L\\_CAPTURE](#).

Select the event that triggers capture from the following:

CAPT_EVNT	Meaning
0b000	No capture event is triggered.
0b001	External capture event 1 (optional, but recommended)
0b010	External capture event 2 (optional)
0b011	External capture event 3 (optional)
0b100	External capture event 4 (optional)
0b101	External capture event 5 (optional)
0b110	External capture event 6 (optional)
0b111	Capture occurs when a <a href="#">MSMON_CAPT_EVNT</a> register in this MSC is written and causes a capture event for the Security state of this monitor. (optional)

The values marked as optional indicate capture event sources that can be omitted in an implementation. Those values representing non-implemented event sources must not trigger a capture event.

When `MPAMF_MBWUMON_IDR.HAS_CAPTURE == 0`, access to this field is **RAZ/WI**.

### **CAPT\_RESET, bit [27]**

Reset [MSMON\\_MBWU.VALUE](#) after capture.

Controls whether the VALUE field of the monitor instance is reset to zero immediately after being copied to the corresponding capture register.

<b>CAPT_RESET</b>	<b>Meaning</b>
0b0	<a href="#">MSMON_MBWU.VALUE</a> field of the monitor instance is not reset on capture.
0b1	<a href="#">MSMON_MBWU.VALUE</a> field of the monitor instance is reset on capture.

This control bit affects both [MSMON\\_MBWU](#) and [MSMON\\_MBWU\\_L](#) in implementations that include [MSMON\\_MBWU\\_L](#).

When `MPAMF_MBWUMON_IDR.HAS_CAPTURE == 0`, access to this field is **RAZ/WI**.

### **OFLOW\_STATUS, bit [26]**

Overflow status.

Indicates whether the value of [MSMON\\_MBWU](#) has overflowed.

<b>OFLOW_STATUS</b>	<b>Meaning</b>
0b0	<a href="#">MSMON_MBWU.VALUE</a> has not overflowed.
0b1	<a href="#">MSMON_MBWU.VALUE</a> has overflowed at least once since this bit was last written to zero.

Overflow status for [MSMON\\_MBWU\\_L.VALUE](#) is reported in [MSMON\\_CFG\\_MBWU\\_CTL.OFLOW\\_STATUS\\_L](#).

If [MPAMF\\_MBWUMON\\_IDR.HAS\\_CEVNT\\_OFLW](#) is 1 or [MPAMF\\_MBWUMON\\_IDR.HAS\\_OFLOW\\_LNKG](#) is 1, then a store to [MSMON\\_MBWU](#) when this field is 1 resets this field to 0.

### **OFLOW\_INTR, bit [25]**

Enable interrupt on overflow of [MSMON\\_MBWU.VALUE](#).

<b>OFLOW_INTR</b>	<b>Meaning</b>
0b0	No interrupt is signaled on an overflow of <a href="#">MSMON_MBWU.VALUE</a> .
0b1	An implementation-specific interrupt is signaled on an overflow of <a href="#">MSMON_MBWU.VALUE</a> .

Interrupt enable for overflow of [MSMON\\_MBWU\\_L.VALUE](#) is controlled by `MSMON_CFG_MBWU_CTL.OFLOW_INTR_L`.

When `MSMON_CFG_MBWU_CTL.OFLOW_INTR == 0`, access to this field is **RAZ/WI**.

### **OFLOW\_FRZ, bit [24]**

Freeze monitor instance on overflow.

Controls whether [MSMON\\_MBWU.VALUE](#) field of the monitor instance freezes on an overflow.

<b>OFLOW_FRZ</b>	<b>Meaning</b>
0b0	<a href="#">MSMON_MBWU.VALUE</a> field of the monitor instance wraps on overflow.
0b1	<a href="#">MSMON_MBWU.VALUE</a> field of the monitor instance freezes on overflow. If the increment that caused the overflow was 1, the frozen value is the post-increment value of 0. If the increment that caused the overflow was larger than 1, the frozen value of the monitor might be 0 or a larger value less than the final increment.

When a [MSMON\\_MBWU.VALUE](#) of a monitor instance is frozen it does not change until [MSMON\\_CSU](#) register for that instance has been written. If the monitor implements both [MSMON\\_MBWU](#) and [MSMON\\_MBWU\\_L](#) registers, both are frozen. A write to a frozen register unfreezes the count for just that register.

This control bit affects both [MSMON\\_MBWU](#) and [MSMON\\_MBWU\\_L](#) in implementations that include [MSMON\\_MBWU\\_L](#).

**OFLOW\_CAPT, bit [23]**

When (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented) and MPAMF\_MBWUMON\_IDR.HAS\_OFLOW\_CAPT == 1:

Capture Monitor on Overflow.

OFLOW_CAPT	Meaning
0b0	Monitor register <a href="#">MSMON_MBWU</a> is not captured on an overflow or when affected by an overflow linkage event.
0b1	Monitor register <a href="#">MSMON_MBWU</a> is captured and the <a href="#">MSMON_MBWU</a> .{NRDY, VALUE} fields are copied to the monitor instance's <a href="#">MSMON_MBWU_CAPTURE</a> register on an overflow or when affected by an overflow linkage event. The monitor instance treats an overflow of this monitor instance as a private capture event. If <a href="#">MSMON_CFG_MBWU_CTL.CEVNT_OFLW</a> is 1, this monitor instance also treats an overflow linkage event as a capture event. If OFLOW_FRZ is 1, the monitor does not continue to count after the overflow or overflow linkage event. If CAPT_RESET is 1, the monitor instance resets to 0.

This bit does not control whether [MSMON\\_MBWU\\_L](#) is captured on an overflow or overflow linkage event. See [MSMON\\_CFG\\_MBWU\\_CTL.OFLOW\\_CAPT\\_L](#).

**Otherwise:**

Reserved, res0.

**SUBTYPE, bits [22:20]**

Subtype. Type of bandwidth counted by this monitor.

This field is not currently used for MBWU monitors, but reserved for future use.

This field is RAZ/WI.

**SCLEN, bit [19]**

[MSMON\\_MBWU](#).VALUE Scaling Enable.

Enables scaling of [MSMON\\_MBWU](#).VALUE by [MPAMF\\_MBWUMON\\_IDR.SCALE](#).

<b>SCLN</b>	<b>Meaning</b>
0b0	<a href="#">MSMON_MBWU</a> .VALUE has bytes counted by the monitor instance.
0b1	<a href="#">MSMON_MBWU</a> .VALUE has bytes counted by the monitor instance, shifted right by <a href="#">MPAMF_MBWUMON_IDR</a> .SCALE.

#### **CEVNT\_OFLW, bit [18]**

**When (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented) and MPAMF\_MBWUMON\_IDR.HAS\_CEVNT\_OFLW == 1:**

Capture Event performs overflow behavior.

<b>CEVNT_OFLW</b>	<b>Meaning</b>
0b0	On a capture event matching the CAPT_EVNT field the capture behaviors are performed. The NRDY and VALUE fields are transferred to the monitor instance's capture register.
0b1	On a capture event matching the CAPT_EVNT field the monitor instance treats a capture event as an overflow and the overflow behaviors are performed. The behavior is controlled by the <a href="#">MSMON_CFG_MBWU_CTL</a> .{OFLOW_FRZ, OFLOW_CAPT, OFLOW_CAPT_L, CAPT_RESET} fields. The <a href="#">MSMON_CFG_MBWU_CTL</a> .{OFLOW_STATUS, OFLOW_STATUS_L} fields are set for this monitor instance.

**Otherwise:**

Reserved, res0.

#### **MATCH\_PMG, bit [17]**

Match PMG.

Controls whether the monitor instance only counts data transferred with PMG matching [MSMON\\_CFG\\_MBWU\\_FLT](#).PMG.

<b>MATCH_PMG</b>	<b>Meaning</b>
0b0	The monitor instance counts data transferred with any PMG value.
0b1	The monitor instance only counts data transferred with the PMG value matching <a href="#">MSMON_CFG_MBWU_FLT</a> .PMG.

#### **MATCH\_PARTID, bit [16]**

Match PARTID.

Controls whether the monitor instance counts only data transferred with PARTID matching [MSMON\\_CFG\\_MBWU\\_FLT](#).PARTID.

<b>MATCH_PARTID</b>	<b>Meaning</b>
0b0	The monitor instance counts data transferred with any PARTID value.
0b1	The monitor instance only counts data transferred with the PARTID value matching <a href="#">MSMON_CFG_MBWU_FLT</a> .PARTID.

#### **OFLOW\_STATUS\_L, bit [15]**

**When FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented:**

Overflow Status of [MSMON\\_MBWU\\_L](#).VALUE of the monitor instance.

Indicates whether [MSMON\\_MBWU\\_L](#).VALUE has overflowed.

<b>OFLOW_STATUS_L</b>	<b>Meaning</b>
0b0	<a href="#">MSMON_MBWU_L</a> .VALUE has not overflowed.
0b1	<a href="#">MSMON_MBWU_L</a> .VALUE has overflowed at least once since this bit was last written to zero.

If [MPAMF\\_MBWUMON\\_IDR](#).HAS\_LONG == 0, this bit is res0.

Overflow status of [MSMON\\_MBWU](#).VALUE is reported in [MSMON\\_CFG\\_MBWU\\_CTL](#).OFLOW\_STATUS.

If [MPAMF\\_MBWUMON\\_IDR](#).HAS\_CEVNT\_OFLW is 1 or [MPAMF\\_MBWUMON\\_IDR](#).HAS\_OFLOW\_LNKG is 1, then a store to [MSMON\\_MBWU\\_L](#) when this field is 1 resets this field to 0.

**Otherwise:**

Reserved, res0.

**OFLOW\_INTR\_L, bit [14]**

**When (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented) and MPAMF\_MBWUMON\_IDR.HAS\_LONG == 1:**

Overflow Interrupt for [MSMON\\_MBWU\\_L](#).

Controls whether an MPAM overflow interrupt is generated when [MSMON\\_MBWU\\_L](#).VALUE overflows.

OFLOW_INTR_L	Meaning
0b0	No interrupt is signaled on an overflow of <a href="#">MSMON_MBWU_L</a> .VALUE.
0b1	An implementation-specific interrupt is signaled on overflow of <a href="#">MSMON_MBWU_L</a> .VALUE.

When MSMON\_CFG\_MBWU\_CTL.OFLOW\_INTR\_L == 0, access to this field is **RAZ/WI**.

**Otherwise:**

Reserved, res0.

**OFLOW\_CAPT\_L, bit [13]**

**When (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented), MPAMF\_MBWUMON\_IDR.HAS\_LONG == 1 and MPAMF\_MBWUMON\_IDR.HAS\_OFLOW\_CAPT == 1:**

Capture Long Monitor on Overflow.

Controls whether [MSMON\\_MBWU\\_L](#) is copied to [MSMON\\_MBWU\\_L\\_CAPTURE](#) on an overflow or an overflow linkage event.

OFLOW_CAPT_L	Meaning
0b0	Monitor register <a href="#">MSMON_MBWU_L</a> is not captured on an overflow or when affected by an overflow linkage event.



0b1

Monitor register [MSMON\\_MBWU\\_L](#) is captured on an overflow or when affected by an overflow linkage event. If OFLOW\_FRZ is 1, the monitor does not continue to count after the overflow or overflow linkage event. If CAPT\_RESET is 1, the monitor instance resets to 0.

---

If this bit is 1, this monitor instance treats an overflow of this monitor instance as a private capture event.

If this bit is 1, this monitor instance also treats overflow linkage events for which it qualifies as a private capture event.

**Otherwise:**

Reserved, res0.

**Bits [12:11]**

Reserved, res0.

**OFLOW\_LNKG, bits [10:8]**

**When (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented) and MPAMF\_MBWUMON\_IDR.HAS\_OFLOW\_LNKG == 1:**

Overflow linkage event.

Controls signaling of a capture event on overflow of this monitor instance.

OFLOW_LNKG	Meaning
0b000	Overflow of the monitor instance only affects this monitor instance.
0b001	Overflow of this monitor instance signals Capture Event 1.
0b010	Overflow of this monitor instance signals Capture Event 2.

0b011	Overflow of this monitor instance signals Capture Event 3.
0b100	Overflow of this monitor instance signals Capture Event 4.
0b101	Overflow of this monitor instance signals Capture Event 5.
0b110	Overflow of this monitor instance signals Capture Event 6.
0b111	Reserved.

---

#### Otherwise:

Reserved, res0.

#### TYPE, bits [7:0]

Monitor Type Code. The MBWU monitor is TYPE = 0x42.

TYPE is a read-only constant indicating the type of the monitor.

Reads as 0x42.

Access to this field is **RO**.

### Accessing MSMON\_CFG\_MBWU\_CTL

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MSMON\_CFG\_MBWU\_CTL\_s must only be accessible from the Secure MPAM feature page.
- MSMON\_CFG\_MBWU\_CTL\_ns must only be accessible from the Non-secure MPAM feature page.
- MSMON\_CFG\_MBWU\_CTL\_rt must only be accessible from the Root MPAM feature page.
- MSMON\_CFG\_MBWU\_CTL\_rl must only be accessible from the Realm MPAM feature page.

MSMON\_CFG\_MBWU\_CTL\_s, MSMON\_CFG\_MBWU\_CTL\_ns, MSMON\_CFG\_MBWU\_CTL\_rt, and MSMON\_CFG\_MBWU\_CTL\_rl must be separate registers:

- The Secure instance (MSMON\_CFG\_MBWU\_CTL\_s) accesses the memory bandwidth usage monitor controls used for Secure PARTIDs.
- The Non-secure instance (MSMON\_CFG\_MBWU\_CTL\_ns) accesses the memory bandwidth usage monitor controls used for Non-secure PARTIDs.
- The Root instance (MSMON\_CFG\_MBWU\_CTL\_rt) accesses the memory bandwidth usage monitor controls used for Root PARTIDs.
- The Realm instance (MSMON\_CFG\_MBWU\_CTL\_rl) accesses the memory bandwidth usage monitor controls used for Realm PARTIDs.

When RIS is implemented, loads and stores to MSMON\_CFG\_MBWU\_CTL access the monitor configuration settings for the bandwidth resource instance selected by [MSMON\\_CFG\\_MON\\_SEL](#).RIS and the memory bandwidth usage monitor instance selected by [MSMON\\_CFG\\_MON\\_SEL](#).MON\_SEL.

When RIS is not implemented, loads and stores to MSMON\_CFG\_MBWU\_CTL access the monitor configuration settings for the memory bandwidth usage monitor instance selected by [MSMON\\_CFG\\_MON\\_SEL](#).MON\_SEL.

**MSMON\_CFG\_MBWU\_CTL can be accessed through the memory-mapped interfaces:**

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x0828	MSMON_CFG_MBWU_CTL_s

Accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x0828	MSMON_CFG_MBWU_CTL_ns

Accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x0828	MSMON_CFG_MBWU_CTL_rt

When FEAT\_RME is implemented, accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x0828	MSMON_CFG_MBWU_CTL_rl

When FEAT\_RME is implemented, accesses on this interface are **RW**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.