AArch64 Instructions Index by Encoding

External Registers

# TRCAUTHSTATUS, Authentication Status Register

The TRCAUTHSTATUS characteristics are:

## **Purpose**

Provides information about the state of the implementation defined authentication interface for debug.

For additional information, see the CoreSight Architecture Specification.

## **Configuration**

AArch64 System register TRCAUTHSTATUS bits [31:0] are architecturally mapped to External register TRCAUTHSTATUS[31:0].

This register is present only when FEAT\_ETE is implemented and FEAT\_TRC\_SR is implemented. Otherwise, direct accesses to TRCAUTHSTATUS are undefined.

### **Attributes**

TRCAUTHSTATUS is a 64-bit register.

## Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

		F	RES0						
RES0	RTNIDRTID	RES0	RLNIDRLID	HNID	HID	SNID	SID	NSNI	NSID
31 30 29 28	3 27 26 25 24	23 22 21 20 19 18 17 1	l6 15 14 13 12	11 10	9 8	7 6	5 4	3 2	1 0

#### Bits [63:28]

Reserved, res0.

#### **RTNID**, bits [27:26]

Root non-invasive debug.

This field has the same value as DBGAUTHSTATUS EL1.RTNID.

#### RTID, bits [25:24]

Root invasive debug.

RTID	Meaning
0b00	Not implemented.

#### Bits [23:16]

Reserved, res0.

#### **RLNID**, bits [15:14]

Realm non-invasive debug.

This field has the same value as DBGAUTHSTATUS\_EL1.RLNID.

#### **RLID, bits [13:12]**

Realm invasive debug.

RLID	Meaning
0b00	Not implemented.

#### HNID, bits [11:10]

Hyp Non-invasive Debug. Indicates whether a separate enable control for EL2 non-invasive debug features is implemented and enabled.

HNID	Meaning	
0b00	Separate Hyp non-invasive	
	debug enable not implemented,	
	or EL2 non-invasive debug	
	features not implemented.	
0b10	Implemented and disabled.	
0b11	Implemented and enabled.	

All other values are reserved.

This field reads as 0b00.

#### HID, bits [9:8]

Hyp Invasive Debug. Indicates whether a separate enable control for EL2 invasive debug features is implemented and enabled.

HID	Meaning
0b00	Separate Hyp invasive debug
	enable not implemented, or EL2
	invasive debug features not
	implemented.
0b10	Implemented and disabled.

0b11 Implemented and enabled.

All other values are reserved.

This field reads as 0b00.

#### **SNID**, bits [7:6]

Secure Non-invasive Debug. Indicates whether Secure non-invasive debug features are implemented and enabled.

SNID	Meaning
0b00	Secure non-invasive debug
	features not implemented.
0b10	Implemented and disabled.
0b11	Implemented and enabled.

All other values are reserved.

When EL3 is implemented, this field takes the value 0b10 or 0b11 depending whether Secure non-invasive debug is enabled.

When EL3 is not implemented and the PE is Non-secure, this field reads as 0b00.

When EL3 is not implemented and the PE is Secure, this field takes the value <code>0b10</code> or <code>0b11</code> depending whether Secure non-invasive debug is enabled.

#### SID, bits [5:4]

Secure Invasive Debug. Indicates whether Secure invasive debug features are implemented and enabled.

SID	Meaning
0b00	Secure invasive debug features
	not implemented.
0b10	Implemented and disabled.
0b11	Implemented and enabled.

All other values are reserved.

This field reads as 0b00.

#### NSNID, bits [3:2]

Non-secure Non-invasive Debug. Indicates whether Non-secure non-invasive debug features are implemented and enabled.

NSNID	Meaning	
	<u> </u>	

0b00	Non-secure non-invasive debug	
	features not implemented.	
0b10	Implemented and disabled.	
0b11	Implemented and enabled.	

All other values are reserved.

When EL3 is implemented, this field reads as 0b11.

When EL3 is not implemented and the PE is Non-secure, this field reads as 0b11.

When EL3 is not implemented and the PE is Secure, this field reads as 0b00.

#### **NSID**, bits [1:0]

Non-secure Invasive Debug. Indicates whether Non-secure invasive debug features are implemented and enabled.

NSID	Meaning
0b00	Non-secure invasive debug
	features not implemented.
0b10	Implemented and disabled.
0b11	Implemented and enabled.

All other values are reserved.

This field reads as 0b00.

## **Accessing TRCAUTHSTATUS**

For implementations that support multiple access mechanisms, different access mechanisms can return different values for reads of TRCAUTHSTATUS if the authentication signals have changed and that change has not yet been synchronized by a Context synchronization event. This scenario can happen if, for example, the external debugger view is implemented separately from the system instruction view to allow for separate power domains, and so observes changes on the signals differently.

Accesses to this register use the following encodings in the System register encoding space:

## MRS <Xt>, TRCAUTHSTATUS

op0 op1	CRn	CRm	op2
---------	-----	-----	-----

0b10 | 0b001 | 0b0111 | 0b1110 | 0b110

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPACR EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT FGT) && (!HaveEL(EL3) | |
SCR EL3.FGTEn == '1') && HDFGRTR EL2.TRCAUTHSTATUS
== '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        X[t, 64] = TRCAUTHSTATUS;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCAUTHSTATUS;
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCAUTHSTATUS;
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94