<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Pseu

#### SM4E

SM4 Encode takes input data as a 128-bit vector from the first source SIMD&FP register, and four iterations of the round key held as the elements of the 128-bit vector in the second source SIMD&FP register. It encrypts the data by four rounds, in accordance with the SM4 standard, returning the 128-bit result to the destination SIMD&FP register.

This instruction is implemented only when *FEAT SM4* is implemented.

# Advanced SIMD (FEAT\_SM4)

```
SM4E <Vd>.4S, <Vn>.4S

if !IsFeatureImplemented(FEAT_SM4) then UNDEFINED;
integer d = UInt(Rd);
integer n = UInt(Rn);
```

### **Assembler Symbols**

<Vd> Is the name of the SIMD&FP source and destination

register, encoded in the "Rd" field.

<Vn> Is the name of the second SIMD&FP source register,

encoded in the "Rn" field.

#### Operation

```
AArch64.CheckFPAdvSIMDEnabled();
bits(128) Vn = V[n, 128];
bits(32) intval;
bits(128) roundresult;
bits(32) roundkey;

roundresult = V[d, 128];
for index = 0 to 3
    roundkey = Elem[Vn, index, 32];

intval = roundresult<127:96> EOR roundresult<95:64> EOR roundresult

for i = 0 to 3
    Elem[intval, i, 8] = Sbox(Elem[intval, i, 8]);

intval = intval EOR ROL(intval, 2) EOR ROL(intval, 10) EOR ROL(intval);
intval = intval EOR roundresult<31:0>;

roundresult<31:0> = roundresult<63:32>;
roundresult<63:32> = roundresult<95:64>;
```

```
roundresult<95:64> = roundresult<127:96>;
roundresult<127:96> = intval;
V[d, 128] = roundresult;
```

## **Operational information**

## If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
Instructions	Instructions	Instructions	Instructions	Encoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu