<u>k by</u>	<u>Sh</u>
ding	<u>Pseu</u>

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

LDFF1D (scalar plus scalar)

Contiguous load first-fault doublewords to vector (scalar index)

Contiguous load with first-faulting behavior of doublewords to elements of a vector register from the memory address generated by a 64-bit scalar base and scalar index which is multiplied by 8 and added to the base address. After each element access the index value is incremented, but the index register is not updated. Inactive elements will not cause a read from Device memory or signal a fault, and are set to zero in the destination vector. This instruction is illegal when executed in Streaming SVE mode, unless

This instruction is illegal when executed in Streaming SVE mode, unless FEAT_SME_FA64 is implemented and enabled.

31 30 29 28 27 26 25 24 23 22	21	20 19 18 17 16	15 14 13	12 11 10	9 8 7 6 5	4 3 2 1 0
1 0 1 0 0 1 0 1 1 1	1	Rm	0 1 1	Pg	Rn	Zt
dtype< 3	t /pe <0>					

```
LDFF1D { <Zt>.D }, <Pg>/Z, [<Xn | SP>{, <Xm>, LSL #3}]
```

```
if ! HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 64;
boolean unsigned = TRUE;
```

Assembler Symbols

<\tr>	Is the name of the scalable vector register to be transferred, encoded in the "Zt" field.
<pg></pg>	Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<xm></xm>	Is the optional 64-bit name of the general-purpose offset register, defaulting to XZR, encoded in the "Rm" field.

Operation

```
CheckNonStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(64) base;
bits(PL) mask = P[g, PL];
bits(VL) result;
```

```
bits (VL) orig = \mathbb{Z}[t, VL];
bits (msize) data;
bits(64) offset;
constant integer mbytes = msize DIV 8;
boolean fault = FALSE;
boolean faulted = FALSE;
boolean unknown = FALSE;
boolean contiguous = TRUE;
boolean tagchecked = TRUE;
AccessDescriptor accdesc = CreateAccDescSVEFF(contiguous, tagchecked);
if !AnyActiveElement (mask, esize) then
    if n == 31 && ConstrainUnpredictableBool(Unpredictable CHECKSPNONEA
         CheckSPAlignment();
else
    if n == 31 then <a href="CheckSPAlignment">CheckSPAlignment</a>();
    base = if n == 31 then SP[] else X[n, 64];
    offset = X[m, 64];
assert accdesc.first;
for e = 0 to elements-1
    if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
        bits(64) addr = base + (<u>UInt</u>(offset) + e) * mbytes;
         if accdesc.first then
             // Mem[] will not return if a fault is detected for the first
             data = Mem[addr, mbytes, accdesc];
             accdesc.first = FALSE;
         else
              // MemNF[] will return fault=TRUE if access is not performe
              (data, fault) = MemNF[addr, mbytes, accdesc];
    else
         (data, fault) = (\underline{Zeros}(msize), FALSE);
    // FFR elements set to FALSE following a supressed access/fault
    faulted = faulted | fault;
    if faulted then
        ElemFFR[e, esize] = '0';
    // Value becomes CONSTRAINED UNPREDICTABLE after an FFR element is
    unknown = unknown | <u>ElemFFR</u>[e, esize] == '0';
    if unknown then
         if !fault && ConstrainUnpredictableBool(Unpredictable SVELDNFDF
             Elem[result, e, esize] = Extend(data, esize, unsigned);
         elsif ConstrainUnpredictableBool (Unpredictable SVELDNFZERO) the
             Elem[result, e, esize] = \frac{Zeros}{}(esize);
         else // merge
             Elem[result, e, esize] = Elem[oriq, e, esize];
    else
         Elem[result, e, esize] = Extend(data, esize, unsigned);
\underline{\mathbf{Z}}[\mathsf{t}, \mathsf{VL}] = \mathsf{result};
               SIMD&FP
                                  SVE
                                                 SME
                                                              Index by
                                                                             Sh
  Base
```

Internal version only: is a v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56

<u>Instructions</u>

<u>Instructions</u>

Encoding

Pseu

Instructions

Instructions

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.