AArch64 Instructions Index by Encoding External Registers

## MSMON\_OFLOW\_MSI\_ATTR, MPAM Monitor Overflow MSI Write Attributes Register

The MSMON OFLOW MSI ATTR characteristics are:

## **Purpose**

MSMON\_OFLOW\_MSI\_ATTR is a 32-bit read/write register that controls MPAM monitor overflow MSI write attributes for MPAM monitor overflows in this MSC.

MSMON\_OFLOW\_MSI\_ATTR\_s controls Secure MPAM monitor overflow MSI writes. MSMON\_OFLOW\_MSI\_ATTR\_ns controls Non-secure MPAM monitor overflow MSI writes. MSMON\_OFLOW\_MSI\_ATTR\_rt controls Root MPAM monitor overflow MSI writes.

MSMON\_OFLOW\_MSI\_ATTR\_rl controls Realm MPAM monitor overflow MSI writes.

## Configuration

This register is present only when FEAT\_MPAMv1p1 is implemented and MPAMF\_MSMON\_IDR.HAS\_OFLW\_MSI == 1. Otherwise, direct accesses to MSMON\_OFLOW\_MSI\_ATTR are res0.

MSMON\_OFLOW\_MSI\_ADDR\_L, MSMON\_OFLOW\_MSI\_ADDR\_H, MSMON\_OFLOW\_MSI\_ATTR, MSMON\_OFLOW\_MSI\_DATA, and MSMON\_OFLOW\_MSI\_MPAM must all be implemented to support MSI writes for monitor overflow interrupts.

The power and reset domain of each MSC component is specific to that component.

## **Attributes**

MSMON OFLOW MSI ATTR is a 32-bit register.

## Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESOMSI\_\$M\*SI\_MEMATTR RESO MSIEN

#### Bits [31:30]

Reserved, res0.

#### MSI SH, bits [29:28]

Sharability attribute of MSI writes.

MSI_SH	Meaning
00d0	Non-shareable.
0b01	Reserved, constrained unpredictable.
0b10	Outer Shareable.
0b11	Inner Shareable.

When MSMON\_OFLOW\_MSI\_ATTR.MSI\_MEMATTR specifies a Device memory type, the contents of this field are IGNORED and Shareability is effectively Outer Shareable.

### MSI\_MEMATTR, bits [27:24]

Memory attributes of MSI writes.

Note: This encoding matches the VMSAv8-64 stage 2 MemAttr[3:0] field as described in the Arm ARM, except that the following encodings are Reserved (not unpredictable) and behave as DEvicenGnRnE: 0b0100, 0b1000, and 0b1100.

MSI MEMATTR	Meaning
0b0000	Device-nGnRnE.
0b0001	Device-nGnRE.
0b0010	Device-nGRE.
0b0011	Device-GRE.
0b0100	Reserved. Behave as Device-nGnRnE, 0b0000.
0b0101	Normal Inner Non- cacheable, Outer Non-cacheable.
0b0110	Normal Inner Write- Through Cacheable, Outer Non-cacheable.
0b0111	Normal Inner Write- Back Cacheable, Outer Non-cacheable.
0b1000	Reserved. Behave as Device-nGnRnE, 0b0000.
0b1001	Normal Inner Non- Cachable, Outer Write-Through Cacheable.

0b1010	Normal Inner Write- Through Cacheable, Outer Write-Through Cachable.
0b1011	Normal Inner Write- Back Cacheable, Outer Write-Through Cachable.
0b1100	Reserved. Behave as Device-nGnRnE, 0b0000.
0b1101	Normal Inner Non- cacheable, Outer Write-Back Cacheable.
0b1110	Normal Inner Write- Through Cacheable, Outer Write-Back Cacheable.
0b1111	Normal Inner Write- Back Cacheable, Outer Write-Back Cacheable.

When this field specifies a Device memory type, the contents of MSMON\_OFLOW\_MSI\_ATTR.MSI\_SH are IGNORED and Shareability is effectively Outer Shareable.

Device types may be implemented as any Device type with more n characters. For example, if this field is set to 0b0010, an implementation may treat the MSI write as the specified type, Device-nGRE, or as Device-nGnRE or as Device-nGnRnE.

Reserved encodings 0b0100, 0b1000, and 0b1100 must be implemented to behave the same as the 0b0000 encoding.

#### Bits [23:1]

Reserved, res0.

#### MSIEN, bit [0]

Monitor overflow MSI write enable.

0b0	MPAM monitor overflow MSI
	writes are not generated to
	signal enabled MPAM monitor
	overflow interrupts. When
	monitor overflow MSI writes
	are disabled, hardwired
	monitor overflow interrupt
	could be generated if
	hardwired monitor overflow
	interrupt is implemented.
0b1	MPAM monitor overflow MSI
	writes are generated to signal
	enabled MPAM monitor
	overflow interrupts. When
	monitor overflow MSI writes
	are enabled, hardwired
	monitor overflow interrupts
	are not generated.
	<del>-</del>

This enable affects whether a hardwired overlow interrupt is generated.

The reset behavior of this field is:

• On a MSC reset, this field resets to 0.

## Accessing MSMON\_OFLOW\_MSI\_ATTR

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MSMON\_OFLOW\_MSI\_ATTR\_s must only be accessible from the Secure MPAM feature page.
- MSMON\_OFLOW\_MSI\_ATTR\_ns must only be accessible from the Non-secure MPAM feature page.
- MSMON\_OFLOW\_MSI\_ATTR\_rt must only be accessible from the Root MPAM feature page.
- MSMON\_OFLOW\_MSI\_ATTR\_rl must only be accessible from the Realm MPAM feature page.

MSMON\_OFLOW\_MSI\_ATTR\_s, MSMON\_OFLOW\_MSI\_ATTR\_ns, MSMON\_OFLOW\_MSI\_ATTR\_rt, and MSMON\_OFLOW\_MSI\_ATTR\_rl must be separate registers:

- The Secure instance (MSMON\_OFLOW\_MSI\_ATTR\_s) accesses the monitor overflow MSI write attributes of Secure monitors.
- The Non-secure instance (MSMON\_OFLOW\_MSI\_ATTR\_ns) accesses the monitor overflow MSI write attributes of Non-secure monitors.
- The Root instance (MSMON\_OFLOW\_MSI\_ATTR\_rt) accesses the monitor overflow MSI write attributes of Root monitors.

• The Realm instance (MSMON\_OFLOW\_MSI\_ATTR\_rl) accesses the monitor overflow MSI write attributes of Realm monitors.

# MSMON\_OFLOW\_MSI\_ATTR can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x08EC	MSMON_OFLOW_MSI_ATTR_s

Accesses on this interface are RW.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x08EC	MSMON_OFLOW_MSI_ATTR_ns

Accesses on this interface are RW.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x08EC	MSMON_OFLOW_MSI_ATTR_rt

When FEAT RME is implemented, accesses on this interface are **RW**.

Component	ponent Frame		Instance
MPAM	MPAMF_BASE_rl	0x08EC	MSMON_OFLOW_MSI_ATTR_rl

When FEAT RME is implemented, accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.