# TRCPIDR5, Peripheral Identification Register 5

The TRCPIDR5 characteristics are:

# **Purpose**

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

## **Configuration**

This register is present only when FEAT\_ETE is implemented and FEAT\_TRC\_EXT is implemented. Otherwise, direct accesses to TRCPIDR5 are res0.

#### **Attributes**

TRCPIDR5 is a 32-bit register.

## Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

RESO

#### Bits [31:0]

Reserved, res0.

## **Accessing TRCPIDR5**

External debugger accesses to this register are unaffected by the OS Lock.

#### TRCPIDR5 can be accessed through the external debug interface:

Component	Offset	Instance
ETE	0xFD4	TRCPIDR5

This interface is accessible as follows:

• When !IsTraceCorePowered(), accesses to this register generate an error response.

• Otherwise, accesses to this register are RO.

AArch32 AArch64 Registers Registers

AArch32 Instructions AArch64 Instructions Index by Encoding External Registers

 $28/03/2023\ 16:02;\ 72747e43966d6b97dcbd230a1b3f0421d1ea3d94$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.