AArch64
Instructions

Index by Encoding

External Registers

# GICC\_HPPIR, CPU Interface Highest Priority Pending Interrupt Register

The GICC HPPIR characteristics are:

## **Purpose**

Provides the INTID of the highest priority pending interrupt on the CPU interface.

## **Configuration**

This register is present only when FEAT\_GICv3\_LEGACY is implemented. Otherwise, direct accesses to GICC HPPIR are res0.

If GICD CTLR.DS==0:

- This register is Common.
- GICC AHPPIR is an alias of the Non-secure view of this register.

### **Attributes**

GICC\_HPPIR is a 32-bit register.

## Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESO INTID

#### Bits [31:24]

Reserved, res0.

#### **INTID, bits [23:0]**

The INTID of the signaled interrupt.

#### **Note**

INTIDs 1020-1023 are reserved and convey additional information such as spurious interrupts.

When affinity routing is not enabled:

- Bits [23:13] are res0.
- For SGIs, bits [12:10] identify the CPU interface corresponding to the source PE. For all other interrupts these bits are res0.

## **Accessing GICC HPPIR**

This register is used only when System register access is not enabled. When System register access is enabled:

- For AArch32 implementations, <a href="ICC\_HPPIR0">ICC\_HPPIR0</a> and <a href="ICC\_HPPIR1">ICC\_HPPIR1</a> provide equivalent functionality.
- For AArch64 implementations, <a href="ICC\_HPPIR0\_EL1">ICC\_HPPIR0\_EL1</a> and <a href="ICC\_HPPIR1\_EL1">ICC\_HPPIR1\_EL1</a> provide equivalent functionality.

If the highest priority pending interrupt is in Group 0, a Non-secure read of this register returns the special INTID 1023.

For Secure reads when <u>GICD\_CTLR</u>.DS==0, or for Secure and Non-secure reads when <u>GICD\_CTLR</u>.DS==1, returns the special INTID 1022 if the highest priority pending interrupt is in Group 1.

If no interrupts are in the pending state, a read of this register returns the special INTID 1023.

Interrupt identifiers corresponding to an interrupt group that is not enabled are ignored.

If the highest priority pending interrupt is a direct interrupt that is both individually enabled in the Distributor and part of an interrupt group that is enabled in the Distributor, and the interrupt group is disabled in the CPU interface for this PE, this register returns the special INTID 1023.

For more information about pending interrupts that are not considered when determining the highest priority pending interrupt, see 'Preemption' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

When affinity routing is enabled for a Security state, it is a programming error to use memory-mapped registers to access the GIC.

#### GICC HPPIR can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
GIC CPU interface	0x0018	GICC_HPPIR

This interface is accessible as follows:

- When GICD CTLR.DS == 0, accesses to this register are **RO**.
- When an access is Secure, accesses to this register are **RO**.
- When an access is Non-secure, accesses to this register are RO.

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.