

## GICD\_SETSPI\_SR, Set Secure SPI Pending Register

The GICD\_SETSPI\_SR characteristics are:

### Purpose

Adds the pending state to a valid SPI.

A write to this register changes the state of an inactive SPI to pending, and the state of an active SPI to active and pending.

### Configuration

If [GICD\\_TYPER](#).MBIS == 0, this register is reserved.

When [GICD\\_CTLR](#).DS == 1, this register is WI.

### Attributes

GICD\_SETSPI\_SR is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0																			INTID												

#### Bits [31:13]

Reserved, res0.

#### INTID, bits [12:0]

The INTID of the SPI.

The function of this register depends on whether the targeted SPI is configured to be an edge-triggered or level-sensitive interrupt:

- For an edge-triggered interrupt, a write to [GICD\\_SETSPI\\_NSR](#) or GICD\_SETSPI\_SR adds the pending state to the targeted interrupt. It will stop being pending on activation, or if the pending state is removed by a write to [GICD\\_CLRSPI\\_NSR](#), [GICD\\_CLRSPI\\_SR](#), or [GICD\\_ICPENDR<n>](#).
- For a level-sensitive interrupt, a write to [GICD\\_SETSPI\\_NSR](#) or GICD\_SETSPI\_SR adds the pending state to the targeted interrupt. It will remain pending until it is deasserted by a write to

[GICD\\_CLRSPI\\_NSR](#) or [GICD\\_CLRSPI\\_SR](#). If the interrupt is activated between having the pending state added and being deactivated, then the interrupt will be active and pending.

## Accessing GICD\_SETSPI\_SR

Writes to this register have no effect if:

- The value is written by a Non-secure access.
- The value written specifies an invalid SPI.
- The SPI is already pending.

16-bit accesses to bits [15:0] of this register must be supported.

**GICD\_SETSPI\_SR can be accessed through the memory-mapped interfaces:**

Component	Frame	Offset	Instance
GIC Distributor	Dist_base	0x0050	GICD_SETSPI_SR

This interface is accessible as follows:

- When GICD\_CTLR.DS == 1, accesses to this register are **WI**.
- When GICD\_CTLR.DS == 0 and an access is Secure, accesses to this register are **WO**.
- When GICD\_CTLR.DS == 0 and an access is Non-secure, accesses to this register are **WI**.
- When GICD\_CTLR.DS == 0, FEAT\_RME is implemented and an access is Root, accesses to this register are **WO**.
- When GICD\_CTLR.DS == 0, FEAT\_RME is implemented and an access is Realm, accesses to this register are **WI**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.