AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

# PMCCFILTR\_ELO, Performance Monitors Cycle Count Filter Register

The PMCCFILTR EL0 characteristics are:

## **Purpose**

Determines the modes in which the Cycle Counter, <a href="PMCCNTR\_EL0">PMCCNTR\_EL0</a>, increments.

# **Configuration**

AArch64 System register PMCCFILTR\_EL0 bits [31:0] are architecturally mapped to AArch32 System register PMCCFILTR[31:0].

AArch64 System register PMCCFILTR\_EL0 bits [63:32] are architecturally mapped to External register <a href="MU.PMCCFILTR\_EL0[63:32">PMU.PMCCFILTR\_EL0[63:32]</a> when FEAT\_PMUv3\_TH is implemented, or FEAT\_PMUv3p9 is implemented or FEAT\_PMUv3\_EXT64 is implemented.

AArch64 System register PMCCFILTR\_EL0 bits [31:0] are architecturally mapped to External register PMU.PMCCFILTR\_EL0[31:0].

This register is present only when FEAT\_PMUv3 is implemented. Otherwise, direct accesses to PMCCFILTR EL0 are undefined.

### **Attributes**

PMCCFILTR EL0 is a 64-bit register.

## Field descriptions

6362 61 60 59 58 57 56 55 54 53 52 5150494847464544434241403938373635343332

RESO
PUNSKNSUNSHMRESOSHTRLKRLURLH RESO

3130 29 28 27 26 25 24 23 22 21 20 19181716151413121110 9 8 7 6 5 4 3 2 1 0

#### Bits [63:32]

Reserved, res0.

#### P, bit [31]

EL1 filtering. Controls counting cycles in EL1.

P	Meaning		
0b0	This field has no effect on filtering		
	of cycles.		
0b1	Cycles in EL1 are not counted.		

If Secure and Non-secure states are implemented, then counting cycles in Non-secure EL1 is further controlled by PMCCFILTR EL0.NSK.

If FEAT\_RME is implemented, then counting cycles in Realm EL1 is further controlled by PMCCFILTR EL0.RLK.

If EL3 is implemented, then counting cycles in EL3 is further controlled by PMCCFILTR\_EL0.M.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### U, bit [30]

EL0 filtering. Controls counting cycles in EL0.

U	Meaning	
0b0	This field has no effect on filtering	
	of cycles.	
0b1	Cycles in ELO are not counted.	

If Secure and Non-secure states are implemented, then counting cycles in Non-secure EL0 is further controlled by PMCCFILTR EL0.NSU.

If FEAT\_RME is implemented, then counting cycles in Realm EL0 is further controlled by PMCCFILTR\_EL0.RLU.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### NSK, bit [29] When EL3 is implemented:

Non-secure EL1 filtering. Controls counting cycles in Non-secure EL1. If PMCCFILTR\_EL0.NSK is not equal to PMCCFILTR\_EL0.P, then cycles in Non-secure EL1 are not counted. Otherwise, PMCCFILTR\_EL0.NSK has no effect on filtering of cycles in Non-secure EL1.

NSK	Meaning	

When PMCCFILTR_EL0.P == 0, this field has no effect on filtering of cycles.	
IVI DIACCELLED ELOD 4	
When $PMCCFILTR\_EL0.P == 1$ ,	
cycles in Non-secure EL1 are not	
counted.	
0b1 When PMCCFILTR_EL0.P == $0$ ,	
cycles in Non-secure EL1 are not	
counted.	
When $PMCCFILTR\_EL0.P == 1$ ,	
this field has no effect on filtering	
of cycles.	

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### NSU, bit [28] When EL3 is implemented:

Non-secure EL0 filtering. Controls counting cycles in Non-secure EL0. If PMCCFILTR\_EL0.NSU is not equal to PMCCFILTR\_EL0.U, then cycles in Non-secure EL0 are not counted. Otherwise, PMCCFILTR\_EL0.NSU has no effect on filtering of cycles in Non-secure EL0.

NSU Meaning			
0b0	When $PMCCFILTR_EL0.U == 0$ ,		
	this field has no effect on filtering		
	of cycles.		
	When $PMCCFILTR_EL0.U == 1$ ,		
	cycles in Non-secure EL0 are not		
	counted.		
0b1	When $PMCCFILTR\_EL0.U == 0$ ,		
	cycles in Non-secure EL0 are not		
	counted.		
	When $PMCCFILTR\_EL0.U == 1$ ,		
	this field has no effect on filtering		
	of cycles.		

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### NSH, bit [27] When EL2 is implemented:

EL2 filtering. Controls counting cycles in EL2.

NSH	Meaning			
0d0	Cycles in EL2 are not counted.			
0b1	This field has no effect on filtering of cycles.			

If EL3 is implemented and FEAT\_SEL2 is implemented, then counting cycles in Secure EL2 is further controlled by PMCCFILTR EL0.SH.

If FEAT\_RME is implemented, then counting cycles in Realm EL2 is further controlled by PMCCFILTR EL0.RLH.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

# M, bit [26] When EL3 is implemented:

EL3 filtering. Controls counting cycles in EL3. If PMCCFILTR\_EL0.M is not equal to PMCCFILTR\_EL0.P, then cycles in EL3 are not counted. Otherwise, PMCCFILTR\_EL0.M has no effect on filtering of cycles in EL3.

M	Meaning
0b0	When $PMCCFILTR\_EL0.P == 0$ ,
	this field has no effect on filtering
	of cycles.
	When $PMCCFILTR\_EL0.P == 1$ ,
	cycles in EL3 are not counted.
0b1	When PMCCFILTR EL0.P == $0$ ,
	cycles in EL3 are not counted.
	When PMCCFILTR EL0.P $== 1$ ,
	this field has no effect on filtering
	of cycles.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### Bit [25]

Reserved, res0.

#### SH, bit [24]

#### When EL3 is implemented and FEAT SEL2 is implemented:

Secure EL2 filtering. Controls counting cycles in Secure EL2. If PMCCFILTR\_EL0.SH is equal to PMCCFILTR\_EL0.NSH, then cycles in Secure EL2 are not counted. Otherwise, PMCCFILTR\_EL0.SH has no effect on filtering of cycles in Secure EL2.

SH	Meaning
0b0	When $PMCCFILTR_EL0.NSH == 0$ ,
	cycles in Secure EL2 are not
	counted.
	When $PMCCFILTR_EL0.NSH == 1$ ,
	this field has no effect on filtering
	of cycles.
0b1	When $PMCCFILTR\_EL0.NSH == 0$ ,
	this field has no effect on filtering
	of cycles.
	When $PMCCFILTR\_EL0.NSH == 1$ ,
	cycles in Secure EL2 are not
	counted.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### T, bit [23]

#### When FEAT\_TME is implemented:

Transactional state filtering bit. Controls counting of Attributable events in Non-transactional state.

T	Meaning			
0b0	This bit has no effect on the			
	filtering of events.			
0b1	Do not count Attributable events in			
	Non-transactional state.			

For each Unattributable event, it is implementation defined whether the filtering applies.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### **RLK**, bit [22]

#### When FEAT RME is implemented:

Realm EL1 (kernel) filtering bit. Controls counting in Realm EL1.

If the value of this bit is equal to the value of the PMCCFILTR\_ELO.P bit, cycles in Realm EL1 are counted.

Otherwise, cycles in Realm EL1 are not counted.

The reset behavior of this field is:

 On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### **RLU, bit [21]**

#### When FEAT\_RME is implemented:

Realm EL0 (unprivileged) filtering bit. Controls counting in Realm EL0.

If the value of this bit is equal to the value of the PMCCFILTR\_ELO.U bit, cycles in Realm ELO are counted.

Otherwise, cycles in Realm EL0 are not counted.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

# RLH, bit [20] When FEAT RME is implemented:

Realm EL2 filtering bit. Controls counting in Realm EL2.

If the value of this bit is not equal to the value of the PMCCFILTR ELO.NSH bit, cycles in Realm EL2 are counted.

Otherwise, cycles in Realm EL2 are not counted.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### Bits [19:0]

Reserved, res0.

# **Accessing PMCCFILTR EL0**

PMCCFILTR\_EL0 can also be accessed by using <a href="mailto:PMXEVTYPER\_EL0">PMXEVTYPER\_EL0</a> with <a href="mailto:PMXELR EL0.SEL set to 0b11111">PMXELR EL0.SEL set to 0b11111</a>.

PMCCFILTR\_EL0 reads-as-zero and ignores writes if all of the following are true:

- FEAT PMUv3p9 is implemented.
- PSTATE.EL == EL0.
- PMUSERENR ELO.UEN == 1.
- PMUACR EL1.C == 0.

PMCCFILTR EL0 ignores writes if all of the following are true:

- FEAT PMUv3p9 is implemented.
- PSTATE.EL == EL0.
- <u>PMUSERENR ELO</u>.{UEN,CR} == {1,1}.

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, PMCCFILTR\_EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b1110	0b1111	0b111

```
if PSTATE.EL == ELO then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR_ELO.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11'
&& IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3)
| | SCR_EL3.FGTEn == '1') &&
HDFGRTR_EL2.PMCCFILTR_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = PMCCFILTR\_EL0;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGRTR_EL2.PMCCFILTR_EL0
== '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = PMCCFILTR\_EL0;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
```

# MSR PMCCFILTR\_EL0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b011	0b1110	0b1111	0b111

```
if PSTATE.EL == ELO then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif PMUSERENR ELO.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11'
&& IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3)
|| SCR EL3.FGTEn == '1') &&
HDFGWTR_EL2.PMCCFILTR_EL0 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMCCFILTR\_EL0 = X[t, 64];
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGWTR_EL2.PMCCFILTR_EL0
== '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
```

```
elsif HaveEL(EL3) && MDCR EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMCCFILTR ELO = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) && MDCR EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMCCFILTR ELO = X[t, 64];
elsif PSTATE.EL == EL3 then
    PMCCFILTR\_EL0 = X[t, 64];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.