# VPIDR\_EL2, Virtualization Processor ID Register

The VPIDR EL2 characteristics are:

### **Purpose**

Holds the value of the Virtualization Processor ID. This is the value returned by EL1 reads of MIDR EL1.

## **Configuration**

AArch64 System register VPIDR\_EL2 bits [31:0] are architecturally mapped to AArch32 System register <a href="VPIDR[31:0]">VPIDR[31:0]</a>.

If EL2 is not implemented, reads of this register return the value of the MIDR EL1 and writes to the register are ignored.

This register has no effect if EL2 is not enabled in the current Security state.

#### **Attributes**

VPIDR EL2 is a 64-bit register.

## Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

												_
		RE	:50									
Implementer	Variant	Architectu	re	PartNur	n				R	evi	sio	n
31 30 29 28 27 26 25 24	23 22 21 20	19 18 17 16	15 14 13	12 11 10 9	8	7 (	6 5	4	3	2	1	0

#### Bits [63:32]

Reserved, res0.

#### Implementer, bits [31:24]

The Implementer code. This field must hold an implementer code that has been assigned by Arm. Assigned codes include the following:

Implementer	Meaning
0x00	Reserved for software
	use.

0x41	Arm Limited.
0x42	Broadcom Corporation.
0x43	Cavium Inc.
0x44	Digital Equipment Corporation.
0x46	Fujitsu Ltd.
0x49	Infineon Technologies AG.
0x4D	Motorola or Freescale Semiconductor Inc.
0x4E	NVIDIA Corporation.
0x50	Applied Micro Circuits Corporation.
0x51	Qualcomm Inc.
0x56	Marvell International Ltd.
0x69	Intel Corporation.
0xC0	Ampere Computing.

Arm can assign codes that are not published in this manual. All values not assigned by Arm are reserved and must not be used.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Variant, bits [23:20]

An implementation defined variant number. Typically, this field is used to distinguish between different product variants, or major revisions of a product.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Architecture, bits [19:16]

Architecture version. Defined values are:

Architecture	Meaning
0b0001	Armv4.
0b0010	Armv4T.
0b0011	Armv5 (obsolete).
0b0100	Armv5T.
0b0101	Armv5TE.

0b0110	Armv5TEJ.
0b0111	Armv6.
0b1111	Architectural features are individually identified in the ID_* registers.

All other values are reserved.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### PartNum, bits [15:4]

An implementation defined primary part number for the device.

On processors implemented by Arm, if the top four bits of the primary part number are  $0 \times 0$  or  $0 \times 7$ , the variant and architecture are encoded differently.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Revision, bits [3:0]

An implementation defined revision number for the device.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

## Accessing VPIDR\_EL2

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, VPIDR\_EL2

op0	op1	CRn	CRm	op2		
0b11	0b100	0b0000	0b0000	0b000		

```
elsif PSTATE.EL == EL1 then
   if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        X[t, 64] = NVMem[0x088];
   elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
   else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
        X[t, 64] = VPIDR_EL2;
elsif PSTATE.EL == EL3 then
   if !HaveEL(EL2) then
        X[t, 64] = MIDR_EL1;
   else
        X[t, 64] = VPIDR_EL2;
```

# MSR VPIDR EL2, <Xt>

op0	op1	CRn	CRm	op2	
0b11	0b100	0b0000	0b0000	0b000	

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        NVMem[0x088] = X[t, 64];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
   VPIDR\_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    if !HaveEL(EL2) then
        return;
    else
        VPIDR\_EL2 = X[t, 64];
```

# MRS <Xt>, MIDR\_EL1

op0	op1	CRn	CRm	op2	
0b11	0b000	0b0000	0b0000	0b000	

```
else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HFGRTR_EL2.MIDR_EL1 == '1'
then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() then
        X[t, 64] = VPIDR\_EL2;
    else
        X[t, 64] = MIDR\_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = MIDR\_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = MIDR\_EL1;
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions

Index by Encoding External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.