# TRBITCTRL, Integration Mode Control Register

The TRBITCTRL characteristics are:

## **Purpose**

A component can use TRBITCTRL to dynamically switch between functional mode and integration mode. In integration mode, topology detection is enabled. After switching to integration mode and performing integration tests or topology detection, reset the system to ensure correct behavior of CoreSight and other connected system components.

For additional information, see the CoreSight Architecture Specification.

## **Configuration**

This register is present only when FEAT\_TRBE\_EXT is implemented. Otherwise, direct accesses to TRBITCTRL are res0.

TRBITCTRL is in the Core power domain.

## **Attributes**

TRBITCTRL is a 32-bit register.

## Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESO IME

#### Bits [31:1]

Reserved, res0.

#### IME, bit [0]

When topology detection or integration functionality is implemented:

Integration Mode Enable.

IME	Meaning
0b0	Component functional mode.

0b1	Component integration mode.
	Support for topology detection
	and integration testing is enabled.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

## **Accessing TRBITCTRL**

The PE might ignore a write to TRBITCTRL if any of the following apply:

- TRBLIMITR\_EL1.E == 1, and either FEAT\_TRBE\_EXT is not implemented or the Trace Buffer Unit is using Self-hosted mode.
- TRBLIMITR\_EL1.XE == 1, FEAT\_TRBE\_EXT is implemented, and the Trace Buffer Unit is using External mode.

### TRBITCTRL can be accessed through the external debug interface:

Component	Offset	Instance	
TRBE	0xF00	TRBITCTRL	

This interface is accessible as follows:

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalTraceBufferAccess(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
Registers	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.