<u>SME</u>	Index by
<u>Instructions</u>	Encoding

Pseu

## Base Instructions

**UMMLA** 

Unsigned integer matrix multiply-accumulate

SIMD&FP

Instructions

The unsigned integer matrix multiply-accumulate instruction multiplies the  $2\tilde{A}-8$  matrix of unsigned 8-bit integer values held in each 128-bit segment of the first source vector by the  $8\tilde{A}-2$  matrix of unsigned 8-bit integer values in the corresponding segment of the second source vector. The resulting  $2\tilde{A}-2$  widened 32-bit integer matrix product is then destructively added to the 32-bit integer matrix accumulator held in the corresponding segment of the addend and destination vector. This is equivalent to performing an 8-way dot product per destination element.

**SVE** 

Instructions

This instruction is unpredicated.

ID\_AA64ZFR0\_EL1.I8MM indicates whether this instruction is implemented. This instruction is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

# SVE (FEAT\_I8MM)

```
3130292827262524 23 22 212019181716151413121110 9 8 7 6 5 4 3 2 1 0

0 1 0 0 0 1 0 1 1 1 0 Zm 1 0 0 1 1 0 Zn Zda

uns<1>uns<0>
```

```
UMMLA <Zda>.S, <Zn>.B, <Zm>.B
```

```
if !HaveSVE() | !HaveInt8MatMulExt() then UNDEFINED;
integer n = UInt(Zn);
integer m = UInt(Zm);
integer da = UInt(Zda);
boolean op1_unsigned = TRUE;
boolean op2_unsigned = TRUE;
```

#### **Assembler Symbols**

<zda></zda>	Is the name of the third source and destination scalable vector register, encoded in the "Zda" field.
<zn></zn>	Is the name of the first source scalable vector register, encoded in the "Zn" field.
<zm></zm>	Is the name of the second source scalable vector register, encoded in the "Zm" field.

#### Operation

```
CheckNonStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer segments = VL DIV 128;
bits(VL) operand1 = Z[n, VL];
```

```
bits(VL) operand2 = Z[m, VL];
bits(VL) operand3 = Z[da, VL];
bits(VL) result = Zeros(VL);
bits(128) op1, op2;
bits(128) res, addend;

for s = 0 to segments-1
    op1 = Elem[operand1, s, 128];
    op2 = Elem[operand2, s, 128];
    addend = Elem[operand3, s, 128];
    res = MatMulAdd(addend, op1, op2, op1_unsigned, op2_unsigned);
    Elem[result, s, 128] = res;
Z[da, VL] = result;
```

### **Operational information**

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is unpredictable:

- The MOVPRFX instruction must be unpredicated.
- The MOVPRFX instruction must specify the same destination register as this instruction.
- The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu