

---

## MPAM1\_EL1, MPAM1 Register (EL1)

The MPAM1\_EL1 characteristics are:

### Purpose

Holds information to generate MPAM labels for memory requests when executing at EL1.

When EL2 is implemented and enabled in the current Security state, the MPAM virtualization option is present, [MPAMHCR\\_EL2.GSTAPP\\_PLK](#) == 1 and [HCR\\_EL2.TGE](#) == 0, MPAM1\_EL1 is used instead of [MPAM0\\_EL1](#) to generate MPAM labels for memory requests when executing at EL0.

MPAM1\_EL1 is an alias for [MPAM2\\_EL2](#) when executing at EL2 with [HCR\\_EL2.E2H](#) == 1.

MPAM1\_EL12 is an alias for MPAM1\_EL1 when executing at EL2 or EL3 with [HCR\\_EL2.E2H](#) == 1.

If EL2 is implemented and enabled in the current Security state, the MPAM virtualization option is present and [MPAMHCR\\_EL2.EL1\\_VPMEN](#) == 1, MPAM PARTIDs in MPAM1\_EL1 are virtual and mapped into physical PARTIDs for the current Security state. This mapping of MPAM1\_EL1 virtual PARTIDs to physical PARTIDs when EL1\_VPMEN is 1 also applies when MPAM1\_EL1 is used at EL0 due to [MPAMHCR\\_EL2.GSTAPP\\_PLK](#).

### Configuration

AArch64 System register MPAM1\_EL1 bit [63] is architecturally mapped to AArch64 System register [MPAM3\\_EL3\[63\]](#) when EL3 is implemented.

AArch64 System register MPAM1\_EL1 bit [63] is architecturally mapped to AArch64 System register [MPAM2\\_EL2\[63\]](#) when EL3 is not implemented and EL2 is implemented.

This register is present only when FEAT\_MPAM is implemented. Otherwise, direct accesses to MPAM1\_EL1 are undefined.

### Attributes

MPAM1\_EL1 is a 64-bit register.

## Field descriptions

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32	
MPAMEN	RES0	FORCED_NS	RES0	ALTSP_FRCD	RES0	PMG_D	PMG_I																									
PARTID_D																									PARTID_I							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

### MPAMEN, bit [63]

MPAM Enable. MPAM is enabled when MPAMEN == 1. When disabled, all PARTIDs and PMGs are output as their default value in the corresponding ID space.

MPAMEN	Meaning
0b0	The default PARTID and default PMG are output in MPAM information.
0b1	MPAM information is output based on the MPAMn_ELx register for ELn according the MPAM configuration.

If neither EL3 nor EL2 is implemented, this field is read/write.

If EL3 is implemented, this field is read-only and reads the current value of the read/write bit [MPAM3\\_EL3](#).MPAMEN.

If EL3 is not implemented and EL2 is implemented, this field is read-only and reads the current value of the read/write bit [MPAM2\\_EL2](#).MPAMEN.

The reset behavior of this field is:

- On a Warm reset, this field resets to 0.

Accessing this field has the following behavior:

- Access is **RW** if all of the following are true:
  - EL3 is not implemented
  - EL2 is not implemented
- Otherwise, access to this field is **RO**.

### Bits [62:61]

Reserved, res0.

### FORCED\_NS, bit [60]

When FEAT\_MPAMv0p1 is implemented:

In the Secure state, FORCED\_NS indicates the state of [MPAM3\\_EL3](#).FORCE\_NS.

<b>FORCED_NS</b>	<b>Meaning</b>
0b0	In the Non-secure state, always reads as 0. In the Secure state, indicates that <a href="#">MPAM3_EL3.FORCE_NS</a> == 0.
0b1	In the Secure state, indicates that <a href="#">MPAM3_EL3.FORCE_NS</a> == 1.

Always reads as 0 in the Non-secure state.

Writes are ignored.

Access to this field is **RO**.

#### Otherwise:

Reserved, res0.

#### Bits [59:55]

Reserved, res0.

#### ALTSP\_FRCD, bit [54]

When **FEAT\_RME** is implemented and **MPAMIDR\_EL1.HAS\_ALTSP == 1**:

Alternative PARTID forced for PARTIDs in this register.

<b>ALTSP_FRCD</b>	<b>Meaning</b>
0b0	The PARTIDs in MPAM1_EL1 and <a href="#">MPAM0_EL1</a> are using the primary PARTID space.
0b1	The PARTIDs in MPAM1_EL1 and <a href="#">MPAM0_EL1</a> are using the alternative PARTID space.

This bit indicates that a higher Exception level has forced the PARTIDs in this register to use the alternative PARTID space defined for the current Security state.

In MPAM1\_EL1, it also indicates that [MPAM0\\_EL1](#) is forced to use alternative PARTID space.

For more information, see 'Alternative PARTID spaces and selection' in Arm® Architecture Reference Manual Supplement, Memory System Resource Partitioning and Monitoring (MPAM), for Armv8-A (ARM DDI 0598).

Access to this field is **RO**.

**Otherwise:**

Reserved, res0.

**Bits [53:48]**

Reserved, res0.

**PMG\_D, bits [47:40]**

Performance monitoring group property for PARTID\_D.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

**PMG\_I, bits [39:32]**

Performance monitoring group property for PARTID\_I.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

**PARTID\_D, bits [31:16]**

Partition ID for data accesses, including load and store accesses, made from EL1.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

**PARTID\_I, bits [15:0]**

Partition ID for instruction accesses made from EL1.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

## Accessing MPAM1\_EL1

When [HCR\\_EL2.E2H](#) is 1, without explicit synchronization, accesses from EL3 using the mnemonic MPAM1\_EL1 or MPAM1\_EL12 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

None of the fields in this register are permitted to be cached in a TLB.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, MPAM1\_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0101	0b000

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() && MPAM2_EL2.TRAPMPAM1EL1 ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.<NV2,NV1,NV> ==
'111' then
        X[t, 64] = NVMem[0x900];
    else
        X[t, 64] = MPAM1_EL1;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HCR_EL2.E2H == '1' then
        X[t, 64] = MPAM2_EL2;
    else
        X[t, 64] = MPAM1_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = MPAM1_EL1;
```

## MSR MPAM1\_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0101	0b000

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() && MPAM2_EL2.TRAPMPAM1EL1 ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.<NV2,NV1,NV> ==
'111' then
        NVMem[0x900] = X[t, 64];
    else
        MPAM1_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HCR_EL2.E2H == '1' then
        MPAM2_EL2 = X[t, 64];
    else
        MPAM1_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    MPAM1_EL1 = X[t, 64];
```

## MRS <Xt>, MPAM1\_EL12

op0	op1	CRn	CRm	op2
0b11	0b101	0b1010	0b0101	0b000

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV1,NV> == '101'
then
        X[t, 64] = NVMem[0x900];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1'
then
            AArch64.SystemAccessTrap(EL3, 0x18);
```

```

        else
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        if HCR_EL2.E2H == '1' then
            if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1'
then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = MPAM1_EL1;
        else
            UNDEFINED;
    elsif PSTATE.EL == EL3 then
        if EL2Enabled() && !ELUsingAArch32(EL2) &&
HCR_EL2.E2H == '1' then
            X[t, 64] = MPAM1_EL1;
        else
            UNDEFINED;

```

## MSR MPAM1\_EL12, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b101	0b1010	0b0101	0b000

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV1,NV> == '101'
then
        NVMem[0x900] = X[t, 64];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1'
then
            AArch64.SystemAccessTrap(EL3, 0x18);
        else
            AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1'
then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            MPAM1_EL1 = X[t, 64];
    else

```

```
        UNDEFINED;
    elsif PSTATE.EL == EL3 then
        if EL2Enabled() && !ELUsingAArch32(EL2) &&
HCR_EL2.E2H == '1' then
            MPAM1_EL1 = X[t, 64];
        else
            UNDEFINED;
```

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.