# MPAMCFG\_MBW\_WINWD, MPAM Memory Bandwidth Partitioning Window Width Configuration Register

The MPAMCFG MBW WINWD characteristics are:

# **Purpose**

MPAMCFG\_MBW\_WINWD is a 32-bit register that shows and sets the value of the window width for the PARTID in MPAMCFG\_PART\_SEL.

MPAMCFG\_MBW\_WINWD\_s reads and controls the bandwidth control window width for the Secure PARTID selected by the Secure instance of MPAMCFG\_PART\_SEL. MPAMCFG\_MBW\_WINWD\_ns reads and controls the bandwidth control window width for the Non-secure PARTID selected by the Non-secure instance of MPAMCFG\_PART\_SEL. MPAMCFG\_MBW\_WINWD\_rt reads and controls the bandwidth control window width for the Root PARTID selected by the Root instance of MPAMCFG\_PART\_SEL. MPAMCFG\_MBW\_WINWD\_rl reads and controls the bandwidth control window width for the Real PARTID selected by the Realm instance of MPAMCFG\_PART\_SEL.

MPAMCFG\_MBW\_WINWD is read-only if MPAMF\_MBW\_IDR.WINDWR == 0, and the window width is set by the hardware, even if variable.

MPAMCFG\_MBW\_WINWD is read/write if <u>MPAMF\_MBW\_IDR</u>.WINDWR == 1, permitting configuration of the window width for each PARTID independently on hardware that supports this functionality.

If <u>MPAMF\_IDR</u>.HAS\_RIS is 1, the control settings accessed are those of the resource instance currently selected by <u>MPAMCFG\_PART\_SEL</u>.RIS and the PARTID selected by <u>MPAMCFG\_PART\_SEL</u>.PARTID\_SEL.

# **Configuration**

This register is present only when FEAT\_MPAM is implemented and MPAMF\_IDR.HAS\_MBW\_PART == 1. Otherwise, direct accesses to MPAMCFG MBW WINWD are res0.

The power and reset domain of each MSC component is specific to that component.

## **Attributes**

MPAMCFG\_MBW\_WINWD is a 32-bit register.

# Field descriptions

31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9	8	7 6	5	4	3 2	1	0
RES0	US	INT			US	FF	RAC		

#### Bits [31:24]

Reserved, res0.

### US\_INT, bits [23:8]

Window width, integer microseconds.

This field reads (and sets) the integer part of the window width in microseconds for the PARTID selected by MPAMCFG PART SEL.

#### US\_FRAC, bits [7:0]

Window width, fractional microseconds.

This field reads (and sets) the fractional part of the window width in microseconds for the PARTID selected by MPAMCFG PART SEL.

# Accessing MPAMCFG\_MBW\_WINWD

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MPAMCFG\_MBW\_WINWD\_s must only be accessible from the Secure MPAM feature page.
- MPAMCFG\_MBW\_WINWD\_ns must only be accessible from the Nonsecure MPAM feature page.
- MPAMCFG\_MBW\_WINWD\_rt must only be accessible from the Root MPAM feature page.
- MPAMCFG\_MBW\_WINWD\_rl must only be accessible from the Realm MPAM feature page.

MPAMCFG\_MBW\_WINWD\_s, MPAMCFG\_MBW\_WINWD\_ns, MPAMCFG\_MBW\_WINWD\_rt, and MPAMCFG\_MBW\_WINWD\_rl must be separate registers:

- The Secure instance (MPAMCFG\_MBW\_WINWD\_s) accesses the window width used for Secure PARTIDs.
- The Non-secure instance (MPAMCFG\_MBW\_WINWD\_ns) accesses the window width used for Non-secure PARTIDs.
- The Root instance (MPAMCFG\_MBW\_WINWD\_rt) accesses the window width used for Root PARTIDs.
- The Realm instance (MPAMCFG\_MBW\_WINWD\_rl) accesses the window width used for Realm PARTIDs.

When RIS is implemented, loads and stores to MPAMCFG\_MBW\_WINWD access the window width configuration settings for the bandwidth resource instance selected by MPAMCFG\_PART\_SEL.RIS and the PARTID selected by MPAMCFG\_PART\_SEL.PARTID\_SEL.

When RIS is not implemented, loads and stores to MPAMCFG\_MBW\_WINWD access the window width configuration settings for the PARTID selected by MPAMCFG\_PART\_SEL.PARTID\_SEL.

When PARTID narrowing is implemented, loads and stores to MPAMCFG\_MBW\_WINWD access the window width configuration settings for the internal PARTID selected by MPAMCFG\_PART\_SEL.PARTID\_SEL, and MPAMCFG\_PART\_SEL.INTERNAL must be 1.

When PARTID narrowing is not implemented, loads and stores to MPAMCFG\_MBW\_WINWD access the window width configuration settings for the request PARTID selected by MPAMCFG\_PART\_SEL.PARTID\_SEL, and MPAMCFG\_PART\_SEL.INTERNAL must be 0.

# MPAMCFG\_MBW\_WINWD can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x0220	MPAMCFG_MBW_WINWD_s

This interface is accessible as follows:

- When MPAMF\_MBW\_IDR.WINDWR == 0, accesses to this register are **RO**.
- When MPAMF\_MBW\_IDR.WINDWR == 1, accesses to this register are **RW**.

Component Frame		Offset	Instance
MPAM	MPAMF_BASE_ns	0x0220	MPAMCFG_MBW_WINWD_ns

This interface is accessible as follows:

- When MPAMF\_MBW\_IDR.WINDWR == 0, accesses to this register are **RO**.
- When MPAMF\_MBW\_IDR.WINDWR == 1, accesses to this register are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x0220	MPAMCFG_MBW_WINWD_rt

This interface is accessible as follows:

- When FEAT\_RME is implemented and MPAMF\_MBW\_IDR.WINDWR == 0, accesses to this register are **RO**.
- When FEAT\_RME is implemented and MPAMF\_MBW\_IDR.WINDWR == 1, accesses to this register are **RW**.

Component Frame		Offset	Instance			
MPAM	MPAMF_BASE_rl	0x0220	MPAMCFG_MBW_WINWD_rl			

This interface is accessible as follows:

- When FEAT\_RME is implemented and MPAMF\_MBW\_IDR.WINDWR == 0, accesses to this register are **RO**.
- When FEAT\_RME is implemented and MPAMF\_MBW\_IDR.WINDWR == 1, accesses to this register are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	External
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.