Index by Encoding Pseu

Sh

Base Instructions

SIMD&FP Instructions

SVE Instructions

SME Instructions

STR (immediate, SIMD&FP)

Store SIMD&FP register (immediate offset). This instruction stores a single SIMD&FP register to memory. The address that is used for the store is calculated from a base register value and an immediate offset.

Depending on the settings in the CPACR EL1, CPTR EL2, and CPTR EL3 registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 3 classes: Post-index, Pre-index and Unsigned offset

Post-index

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
size 1 1 1 1 0 0 x 0 0
                                   imm9
                                                 0 1
                                                           Rn
                    opc
```

```
8-bit (size == 00 \&\& opc == 00)
```

16-bit (size == 01 && opc == 00)

32-bit (size == 10 && opc == 00)

64-bit (size == 11 && opc == 00)

128-bit (size == 00 && opc == 10)

STR
$$\langle Qt \rangle$$
, $[\langle Xn | SP \rangle]$, $\#\langle simm \rangle$

```
boolean wback = TRUE;
boolean postindex = TRUE;
integer scale = <u>UInt(opc<1>:size);</u>
if scale > 4 then UNDEFINED;
bits(64) offset = <u>SignExtend(imm9, 64);</u>
```

Pre-index

31 30	29	28	27	26	25	24	23	22	21	20 19	18 1	7 16	15	14 1	L3 1	12 1	L1	10	9	8	7	6	5	4	3	2	1	0
size	1	1	1	1	0	0	Х	0	0			imn	า9				1	1			Rn					Rt		

```
8-bit (size == 00 \&\& opc == 00)
       STR <Bt>, [<Xn | SP>, #<simm>]!
16-bit (size == 01 \&\& opc == 00)
       STR <Ht>, [<Xn | SP>, #<simm>]!
32-bit (size == 10 \&\& opc == 00)
       STR <St>, [<Xn | SP>, #<simm>]!
64-bit (size == 11 \&\& opc == 00)
       STR <Dt>, [<Xn | SP>, #<simm>]!
128-bit (size == 00 \&\& opc == 10)
       STR <Qt>, [<Xn | SP>, #<simm>]!
   boolean wback = TRUE;
   boolean postindex = FALSE;
   integer scale = UInt(opc<1>:size);
   if scale > 4 then UNDEFINED;
   bits(64) offset = SignExtend(imm9, 64);
Unsigned offset
31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0
|size|1 1 1|1|0 1|x 0| imm12
8-bit (size == 00 \&\& opc == 00)
       STR <Bt>, [<Xn | SP>{, #<pimm>}]
16-bit (size == 01 \&\& opc == 00)
       STR <Ht>, [<Xn SP>{, #<pimm>}]
32-bit (size == 10 \&\& opc == 00)
       STR <St>, [<Xn | SP>{, #<pimm>}]
64-bit (size == 11 && opc == 00)
       STR <Dt>, [<Xn | SP>{, #<pimm>}]
```

128-bit (size == 00 && opc == 10)

```
STR <Qt>, [<Xn | SP>{, #<pimm>}]

boolean wback = FALSE;
boolean postindex = FALSE;
integer scale = UInt(opc<1>:size);
if scale > 4 then UNDEFINED;
bits(64) offset = LSL(ZeroExtend(imm12, 64), scale);
```

Assembler Symbols

<pimm>

<bt></bt>	Is the 8-bit name of the SIMD&FP register to be
	transferred, encoded in the "Rt" field.

Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<Ht> Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<St> Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<simm> Is the signed immediate byte offset, in the range -256 to 255, encoded in the "imm9" field.

For the 8-bit variant: is the optional positive immediate byte offset, in the range 0 to 4095, defaulting to 0 and encoded in the "imm12" field.

For the 16-bit variant: is the optional positive immediate byte offset, a multiple of 2 in the range 0 to 8190, defaulting to 0 and encoded in the "imm12" field as

For the 32-bit variant: is the optional positive immediate byte offset, a multiple of 4 in the range 0 to 16380, defaulting to 0 and encoded in the "imm12" field as <pirm>/4.

For the 64-bit variant: is the optional positive immediate byte offset, a multiple of 8 in the range 0 to 32760, defaulting to 0 and encoded in the "imm12" field as

For the 128-bit variant: is the optional positive immediate byte offset, a multiple of 16 in the range 0 to 65520, defaulting to 0 and encoded in the "imm12" field as pimm>/16.

Shared Decode

```
integer n = UInt(Rn);
integer t = UInt(Rt);
MemOp memop = if opc<0> == '1' then MemOp LOAD else MemOp STORE;
constant integer datasize = 8 << scale;
boolean tagchecked = memop != MemOp PREFETCH && (wback | | n != 31);</pre>
```

Operation

```
CheckFPEnabled64();
bits(64) address;
bits(datasize) data;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescASIMD</u> (memop, FALSE, tagchecked)
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
if !postindex then
    address = address + offset;
case memop of
    when <a href="MemOp_STORE">MemOp_STORE</a>
        data = V[t, datasize];
        Mem[address, datasize DIV 8, accdesc] = data;
    when MemOp_LOAD
        data = Mem[address, datasize DIV 8, accdesc];
        V[t, datasize] = data;
if wback then
    if postindex then
        address = address + offset;
    if n == 31 then
        SP[] = address;
    else
        X[n, 64] = address;
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.