

# AMCG1IDR\_EL0, Activity Monitors Counter Group 1 Identification Register

The AMCG1IDR\_EL0 characteristics are:

## Purpose

Defines which auxiliary counters are implemented, and which of them have a corresponding virtual offset register, [AMEVCNTVOFF1<n>\\_EL2](#) implemented.

## Configuration

This register is present only when FEAT\_AMUv1p1 is implemented. Otherwise, direct accesses to AMCG1IDR\_EL0 are undefined.

## Attributes

AMCG1IDR\_EL0 is a 64-bit register.

## Field descriptions

63	62	61	60	59
<a href="#">AMEVCNTVOFF115_EL2</a>	<a href="#">AMEVCNTVOFF114_EL2</a>	<a href="#">AMEVCNTVOFF113_EL2</a>	<a href="#">AMEVCNTVOFF112_EL2</a>	<a href="#">AMEVCNTVOFF111_EL2</a>
31	30	29	28	27

### Bits [63:32]

Reserved, res0.

### AMEVCNTVOFF1<n>\_EL2, bit [n+16], for n = 15 to 0

Indicates which implemented auxiliary counters have a corresponding virtual offset register, [AMEVCNTVOFF1<n>\\_EL2](#) implemented.

AMEVCNTVOFF1<n>_EL2	Meaning
0b0	When read, mean that <a href="#">AMEVCNTR1&lt;n&gt;_EL0</a> does not have an offset, or is not implemented.

0b1

When read, means the offset [AMEVCNTVOFF1<n>\\_EL2](#) is implemented for [AMEVCNTR1<n>\\_EL0](#).

## AMEVCNTR1<n>\_EL0, bit [n], for n = 15 to 0

Indicates which auxiliary counters [AMEVCNTR1<n>\\_EL0](#) are implemented.

AMEVCNTR1<n>_EL0	Meaning
0b0	When read, means that <a href="#">AMEVCNTR1&lt;n&gt;_EL0</a> is not implemented.
0b1	When read, means that <a href="#">AMEVCNTR1&lt;n&gt;_EL0</a> is implemented.

## Accessing AMCG1IDR\_EL0

Accesses to this register use the following encodings in the System register encoding space:

### MRS <Xt>, AMCG1IDR\_EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b0010	0b110

```

if PSTATE.EL == EL0 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TAM == '1' then
        UNDEFINED;
    elsif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif HaveEL(EL3) && CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = AMCG1IDR_EL0;
    elsif PSTATE.EL == EL1 then
        if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
        && boolean IMPLEMENTATION_DEFINED "EL3 trap priority

```

```

when SDD == '1' && CPTR_EL3.TAM == '1' then
    UNDEFINED;
elseif EL2Enabled() && CPTR_EL2.TAM == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
elseif HaveEL(EL3) && CPTR_EL3.TAM == '1' then
    if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMCG1IDR_EL0;
elseif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1' && CPTR_EL3.TAM == '1' then
    UNDEFINED;
elseif HaveEL(EL3) && CPTR_EL3.TAM == '1' then
    if Halted() && EDSCR.SDD == '1' then
        UNDEFINED;
    else
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = AMCG1IDR_EL0;
elseif PSTATE.EL == EL3 then
    X[t, 64] = AMCG1IDR_EL0;

```

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.