| <u>Sh</u> |
|-----------|
| Pseu |

STR (register)

Store Register (register) calculates an address from a base register value and an offset register value, and stores a 32-bit word or a 64-bit doubleword to the calculated address, from a register. For information about memory accesses, see *Load/Store addressing modes*.

The instruction uses an offset addressing mode, that calculates the address used for the memory access from a base register value and an offset register value. The offset can be optionally shifted and extended.

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 x 1 1 1 0 0 0 0 1 Rm option S 1 0 Rn Rt

size opc
```

32-bit (size == 10)

```
STR <Wt>, [<Xn | SP>, (<Wm> | <Xm>) {, <extend> {<amount>}}]
```

64-bit (size == 11)

```
STR <Xt>, [<Xn|SP>, (<Wm>|<Xm>){, <extend> {<amount>}}]
integer scale = UInt(size);
if option<1> == '0' then UNDEFINED; // sub-word index
ExtendType extend_type = DecodeRegExtend(option);
integer shift = if S == '1' then scale else 0;
```

Assembler Symbols

| <wt></wt> | Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field. |
|-----------------|--|
| <xt></xt> | Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field. |
| <xn sp></xn sp> | Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field. |
| <wm></wm> | When option<0> is set to 0, is the 32-bit name of the general-purpose index register, encoded in the "Rm" field. |
| <xm></xm> | When option<0> is set to 1, is the 64-bit name of the general-purpose index register, encoded in the "Rm" field. |

<extend>

Is the index extend/shift specifier, defaulting to LSL, and which must be omitted for the LSL option when <amount> is omitted. encoded in "option":

| option | <extend></extend> |
|--------|-------------------|
| 010 | UXTW |
| 011 | LSL |
| 110 | SXTW |
| 111 | SXTX |

<amount>

For the 32-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

| S | <amount></amount> |
|---|-------------------|
| 0 | #0 |
| 1 | #2 |

For the 64-bit variant: is the index shift amount, optional only when <extend> is not LSL. Where it is permitted to be optional, it defaults to #0. It is encoded in "S":

| S | <amount></amount> |
|---|-------------------|
| 0 | #0 |
| 1 | #3 |

Shared Decode

```
integer n = UInt(Rn);
integer t = UInt(Rt);
integer m = UInt(Rm);

constant integer datasize = 8 << scale;</pre>
```

Operation

```
else
    address = X[n, 64];

address = address + offset;

data = X[t, datasize];
Mem[address, datasize DIV 8, accdesc] = data;
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

| <u>Base</u> | SIMD&FP | <u>SVE</u> | <u>SME</u> | Index by |
|---------------------|---------------------|---------------------|---------------------|----------|
| <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | Encoding |

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu