# GICD\_SETSPI\_SR, Set Secure SPI Pending Register

The GICD SETSPI SR characteristics are:

### **Purpose**

Adds the pending state to a valid SPI.

A write to this register changes the state of an inactive SPI to pending, and the state of an active SPI to active and pending.

### **Configuration**

If  $\underline{\text{GICD}}\underline{\text{TYPER}}$ .MBIS == 0, this register is reserved.

When GICD CTLR.DS == 1, this register is WI.

#### **Attributes**

GICD SETSPI SR is a 32-bit register.

### Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13	12 11 10 9 8 7 6 5 4 3 2 1 0				
RES0	INTID				

#### Bits [31:13]

Reserved, res0.

#### **INTID, bits [12:0]**

The INTID of the SPI.

The function of this register depends on whether the targeted SPI is configured to be an edge-triggered or level-sensitive interrupt:

- For an edge-triggered interrupt, a write to <u>GICD\_SETSPI\_NSR</u> or GICD\_SETSPI\_SR adds the pending state to the targeted interrupt. It will stop being pending on activation, or if the pending state is removed by a write to <u>GICD\_CLRSPI\_NSR</u>, <u>GICD\_CLRSPI\_SR</u>, or <u>GICD\_ICPENDR<n></u>.
- For a level-sensitive interrupt, a write to <a href="GICD\_SETSPI\_NSR">GICD\_SETSPI\_NSR</a> or <a href="GICD\_SETSPI\_SR">GICD\_SETSPI\_SR</a> adds the pending state to the targeted interrupt. It will remain pending until it is deasserted by a write to

<u>GICD\_CLRSPI\_NSR</u> or <u>GICD\_CLRSPI\_SR</u>. If the interrupt is activated between having the pending state added and being deactivated, then the interrupt will be active and pending.

## Accessing GICD\_SETSPI\_SR

Writes to this register have no effect if:

- The value is written by a Non-secure access.
- The value written specifies an invalid SPI.
- The SPI is already pending.

16-bit accesses to bits [15:0] of this register must be supported.

# GICD\_SETSPI\_SR can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance	
GIC Distributor	Dist_base	0x0050	GICD_SETSP	I_SR

This interface is accessible as follows:

- When GICD CTLR.DS == 1, accesses to this register are **WI**.
- When GICD\_CTLR.DS == 0 and an access is Secure, accesses to this register are **WO**.
- When GICD\_CTLR.DS == 0 and an access is Non-secure, accesses to this register are **WI**.
- When GICD\_CTLR.DS == 0, FEAT\_RME is implemented and an access is Root, accesses to this register are **WO**.
- When GICD\_CTLR.DS == 0, FEAT\_RME is implemented and an access is Realm, accesses to this register are **WI**.

<u>AArch32</u>	<u>AArch64</u>	<u>AArch32</u>	<u>AArch64</u>	<u>Index by</u>	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.