k by	Sh
ding	Pseud

Base<br/>InstructionsSIMD&FP<br/>InstructionsSVE<br/>InstructionsSME<br/>InstructionsIndex by<br/>Encoding

# MOV (vector to tile, four registers)

Move four vector registers to four ZA tile slices

The instruction operates on four consecutive horizontal or vertical slices within a named ZA tile of the specified element size.

The consecutive slice numbers within the tile are selected starting from the sum of the slice index register and immediate offset, modulo the number of such elements in a vector. The immediate offset is a multiple of 4 in the range 0 to the number of elements in a 128-bit vector segment minus 4. This instruction is unpredicated.

This is an alias of MOVA (vector to tile, four registers). This means:

- The encodings in this description are named to match the encodings of MOVA (vector to tile, four registers).
- The description of MOVA (vector to tile, four registers) gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

It has encodings from 4 classes: 8-bit, 16-bit, 32-bit and 64-bit

### 8-bit

```
MOV ZA0<HV>.B[<Ws>, <offs1>:<offs4>], { <Zn1>.B-<Zn4>.B }
```

## is equivalent to

```
MOVA ZA0<HV>.B[<Ws>, <offs1>:<offs4>], { <Zn1>.B-<Zn4>.B }
```

and is always the preferred disassembly.

#### 16-bit

3130292827262524	23	22	2120	19	18	171	615	1413	12:	1110	987	6 5	5 4	3	2	1	0
1 1 0 0 0 0 0 0	0	1	0 0	0	1	0 (	) V	Rs	0	0 1	Zn	0 (	0 (	0	0	ZAd	01
	size<1>	size<0>															

```
MOV < ZAd > HV > H[< Ws >, < offs1 > : < offs4 >], { < Zn1 > . H - < Zn4 > . H }
   is equivalent to
       and is always the preferred disassembly.
32-bit
                        22
                              212019181716151413121110 9 8 7 6 5 4 3 2 1 0
3130292827262524
                       0 | 0 0 0 1 0 0 V Rs | 0 0 1 | Zn | 0 0 0 0 0 ZAd
|1 1|0 0 0 0 0 0 | 1
               size<1>size<0>
       MOV < ZAd > HV > .S[<Ws>, <offs1>:<offs4>], { <Zn1>.S-<Zn4>.S}
   is equivalent to
       MOVA <ZAd><HV>.S[<Ws>, <offs1>:<offs4>], { <Zn1>.S-<Zn4>.S }
   and is always the preferred disassembly.
64-bit
3130292827262524
                         22
                              212019181716151413121110 9 8 7 6 5 4 3 2 1 0
                              0 0 0 1 0 0 V Rs 0 0 1 Zn 0 0 0 ZAd
1 1 0 0 0 0 0 0
                  1
                          1
                size<1>size<0>
       MOV < ZAd > HV > D[< Ws >, < offs1 > : < offs4 >], { < Zn1 > .D - < Zn4 > .D }
   is equivalent to
       MOVA < ZAd > HV > .D[<Ws >, < offs1 > : < offs4 >], { < Zn1 > .D - < Zn4 > .D }
   and is always the preferred disassembly.
Assembler Symbols
<ZAd>
               For the 16-bit variant: is the name of the ZA tile ZA0-ZA1 to
               be accessed, encoded in the "ZAd" field.
               For the 32-bit variant: is the name of the ZA tile ZA0-ZA3 to
               be accessed, encoded in the "ZAd" field.
               For the 64-bit variant: is the name of the ZA tile ZA0-ZA7 to
               be accessed, encoded in the "ZAd" field.
<HV>
                   Is the horizontal or vertical slice indicator, encoded in
                   "V":
```

$\overline{\mathbf{V}}$	<hv></hv>
0	Н
1	V

<ws></ws>	Is the 32-bit name of the slice index register W12-W15, encoded in the "Rs" field.				
<offs1></offs1>	For the 8-bit variant: is the slice index offset, pointing to first of four consecutive slices, encoded as "off2" field times 4.				
	For the 16-bit variant: is the slice index offset, pointing to first of four consecutive slices, encoded as "o1" field times 4.				
	For the 32-bit and 64-bit variant: is the slice index offset, pointing to first of four consecutive slices, with implicit value 0.				
<offs4></offs4>	For the 8-bit variant: is the slice index offset, pointing to last of four consecutive slices, encoded as "off2" field times 4 plus 3.				
	For the 16-bit variant: is the slice index offset, pointing to last of four consecutive slices, encoded as "o1" field times 4 plus 3.				
	For the 32-bit and 64-bit variant: is the slice index offset, pointing to last of four consecutive slices, with implicit value 3.				
<zn1></zn1>	Is the name of the first scalable vector register of a multivector sequence, encoded as "Zn" times 4.				
<zn4></zn4>	Is the name of the fourth scalable vector register of a multivector sequence, encoded as "Zn" times 4 plus 3.				

## **Operation**

The description of MOVA (vector to tile, four registers) gives the operational pseudocode for this instruction.

### **Operational information**

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then if PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Sh Pseu Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel ; Build timestamp: 2023-09-18T17:56 Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.