AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

SYS S1_<op1>_<Cn>_<Cm>_<op2>, SYSL S1_<op1>_<Cn>_<Cm>_<op2>, SYSP S1_<op1>_<Cn>_<Cm>_<op2>, IMPLEMENTATION DEFINED maintenance instructions

```
The SYS S1_<op1>_<Cn>_<Cm>_<op2>, SYSL S1_<op1>_<Cn>_<cm>_<op2>, SYSP S1 <op1> <Cn> <Cm> <op2> characteristics are:
```

Purpose

This area of the System instruction encoding space is reserved for implementation defined System instructions.

Configuration

There are no configuration notes.

Attributes

```
SYS S1_<op1>_<Cn>_<Cm>_<op2>, SYSL
S1_<op1>_<Cn>_<Cm>_<op2>, SYSP
S1_<op1>_<Cn>_<Cm>_<op2> is a:
```

- 128-bit System instruction when FEAT_SYSINSTR128 is implemented
- 64-bit System instruction otherwise

Field descriptions

When FEAT_SYSINSTR128 is implemented:

IMPLEMENTATION DEFINED, bits [127:0]

implementation defined.

Otherwise:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

```
IMPLEMENTATION DEFINED

IMPLEMENTATION DEFINED
```

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

IMPLEMENTATION DEFINED, bits [63:0]

implementation defined.

Accesses to this instruction use the following encodings in the System instruction encoding space:

op0	op1	CRn	CRm	op2
0b01	op1[2:0]	0b1x11	Cm[3:0]	op2[2:0]

```
if PSTATE.EL == ELO then
   if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11')
&& SCTLR_EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
            AArch64.SystemAccessTrap(EL1, 0x18);
   elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11'
&& SCTLR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.ImpDefSysInstr(1, op1, CRn, CRm,
op2, t);
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
        AArch64.ImpDefSysInstr(1, op1, CRn, CRm,
op2, t);
elsif PSTATE.EL == EL2 then
   AArch64.ImpDefSysInstr(1, op1, CRn, CRm, op2, t);
elsif PSTATE.EL == EL3 then
   AArch64.ImpDefSysInstr(1, op1, CRn, CRm, op2, t);
```

SYSL <Xt>, #<op1>, <Cn>, <Cm>, #<op2>

op0	op1	CRn	CRm	op2
0b01	op1[2:0]	0b1x11	Cm[3:0]	op2[2:0]

```
if PSTATE.EL == ELO then
   if !(EL2Enabled() && HCR_EL2.<E2H, TGE> == '11')
&& SCTLR EL1.TIDCP == '1' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11'
&& SCTLR EL2.TIDCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
        AArch64.ImpDefSysInstrWithResult(1, op1,
CRn, CRm, op2);
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TIDCP == '1' then
       AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.ImpDefSysInstrWithResult(1, op1,
CRn, CRm, op2);
elsif PSTATE.EL == EL2 then
   AArch64.ImpDefSysInstrWithResult(1, op1, CRn,
CRm, op2);
elsif PSTATE.EL == EL3 then
   AArch64.ImpDefSysInstrWithResult(1, op1, CRn,
CRm, op2);
```

When FEAT_SYSINSTR128 is implemented SYSP #<0p1>, <Cn>, <Cm>, #<0p2>{, <Xt>, <Xt2>}

op0	op1	CRn	CRm	op2
0b01	op1[2:0]	0b1x11	Cm[3:0]	op2[2:0]

AArch32 Registers AArch64 Registers

AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.