ERR<n>PFGCTL, Error Record <n> Pseudofault Generation Control Register, n = 0 - 65534

The ERR<n>PFGCTL characteristics are:

Purpose

Enables controlled fault generation.

Configuration

This register is present only when error record <n> is implemented, the node implements the Common Fault Injection Model Extension (ERR<n>FR.INJ != 0b00) and error record <n> is the first error record owned by a node. Otherwise, direct accesses to ERR<n>PFGCTL are res0.

<u>ERR<n>PFGF</u> describes the Common Fault Injection features implemented by the node.

ERR<n>FR describes the features implemented by the node.

Attributes

ERR<n>PFGCTL is a 64-bit register.

Field descriptions



Bits [63:32]

Reserved, res0.

CDNEN, bit [31]

Countdown Enable. Controls transfers of the value held in <a href="ERR<n>PFGCDN">ERR<n>PFGCDN to the Error Generation Counter and enables this counter.

CDNEN	Meaning
0b0	The Error Generation Counter
	is disabled.
0b1	The Error Generation Counter
	is enabled. On a write of 1 to
	this field, the Error Generation
	Counter is set to
	ERR <n>PFGCDN.CDN.</n>

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

R, bit [30]

When the node supports this control:

Restart. Controls whether the Error Generation Counter restarts or stops counting on reaching zero.

R	Meaning
0b0	On reaching zero, the Error
	Generation Counter will stop
	counting.
0b1	On reaching zero, the Error
	Generation Counter is set to
	ERR <n>PFGCDN.CDN.</n>

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bits [29:13]

Reserved, res0.

Bit [12]

When the node supports this control and the node always sets ERR<n>STATUS.MV to 0b1 when an injected error is recorded:

Reserved, RAO/WI.

When the node supports this control:

Miscellaneous syndrome. The value written to <u>ERR<n>STATUS</u>.MV when an injected error is recorded.

MV	Meaning
0b0	ERR <n>STATUS.MV is set to 0</n>
	when an injected error is recorded.
0b1	ERR <n>STATUS.MV is set to 1</n>
	when an injected error is recorded.

The reset behavior of this field is:

• On an Error recovery reset, this field resets to an architecturally unknown value.

When the node always sets ERR<n>STATUS.MV to 0b1 when an injected error is recorded and this field is RAO/WI:

Reserved, RAO/WI.

Otherwise:

Reserved, res0.

Bit [11]

When the node supports this control and the node always sets ERR<n>STATUS.AV to 0b1 when an injected error is recorded:

Reserved, RAO/WI.

When the node supports this control:

Address syndrome. The value written to <u>ERR<n>STATUS</u>.AV when an injected error is recorded.

AV	Meaning
0b0	ERR <n>STATUS.AV is set to 0</n>
	when an injected error is recorded.
0b1	ERR <n>STATUS.AV is set to 1</n>
	when an injected error is recorded.

The reset behavior of this field is:

• On an Error recovery reset, this field resets to an architecturally unknown value.

When the node always sets ERR<n>STATUS.AV to 0b1 when an injected error is recorded and this field is RAO/WI:

Reserved, RAO/WI.

Otherwise:

Reserved, res0.

PN, bit [10]

When the node supports this control:

Poison flag. The value written to <u>ERR<n>STATUS</u>.PN when an injected error is recorded.

PN	Meaning
0b0	ERR <n>STATUS.PN is set to 0</n>
	when an injected error is recorded.
0b1	ERR <n>STATUS.PN is set to 1</n>
	when an injected error is recorded.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ER, bit [9]

When the node supports this control:

Error Reported flag. The value written to <u>ERR<n>STATUS</u>.ER when an injected error is recorded.

ER	Meaning
0b0	ERR <n>STATUS.ER is set to 0</n>
	when an injected error is recorded.
0b1	ERR <n>STATUS.ER is set to 1</n>
	when an injected error is recorded.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

CI, bit [8]

When the node supports this control:

Critical Error flag. The value written to <u>ERR<n>STATUS</u>.CI when an injected error is recorded.

CI	Meaning
0b0	ERR <n>STATUS.CI is set to 0</n>
	when an injected error is recorded.
0b1	ERR <n>STATUS.CI is set to 1</n>
	when an injected error is recorded.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

CE, bits [7:6]

When the node supports this control:

Corrected Error generation enable. Controls the type of injected Corrected error generated by the fault injection feature of the node.

CE	Meaning
0b00	An injected Corrected error will
	not be generated by the fault
	injection feature of the node.
0b01	An injected non-specific Corrected
	error is generated in the fault
	injection state.
	ERR <n>STATUS.CE is set to 0b10</n>
	when the injected error is
	recorded.
0b10	An injected transient Corrected
	error is generated in the fault
	injection state.
	ERR <n>STATUS.CE is set to 0b01</n>
	when the injected error is
	recorded.

0b11	An injected persistent Corrected
	error is generated in the fault
	injection state.
	ERR <n>STATUS.CE is set to 0b11</n>
	when the injected error is
	recorded.

The set of permitted values for this field is defined by ERR<n>PFGF.CE.

The node enters the fault injection state when the Error Generation Counter decrements to zero. It is implementation defined whether the injected error is generated when the error is generated on an access to the component in the fault injection state and the data is not consumed.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

DE, bit [5]

When the node supports this control:

Deferred Error generation enable. Controls whether an injected Deferred error is generated by the fault injection feature of the node.

DE	Meaning
0b0	An injected Deferred error will not
	be generated by the fault
	generation feature of the node.
0b1	An injected Deferred error is
	generated in the fault injection
	state.

The node enters the fault injection state when the Error Generation Counter decrements to zero. It is implementation defined whether the injected error is generated when the error is generated on an access to the component in the fault injection state and the data is not consumed.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

UEO, bit [4]

When the node supports this control:

Latent or Restartable Error generation enable. Controls whether an injected Latent or Restartable error is generated by the fault injection feature of the node.

UEO	Meaning
0b0	An injected Latent or Restartable error will not be generated by the fault generation feature of the node.
0b1	An injected Latent or Restartable error is generated in the fault injection state.

The node enters the fault injection state when the Error Generation Counter decrements to zero. It is implementation defined whether the injected error is generated when the error is generated on an access to the component in the fault injection state and the data is not consumed.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

UER, bit [3]

When the node supports this control:

Signaled or Recoverable Error generation enable. Controls whether an injected Signaled or Recoverable error is generated by the fault injection feature of the node.

UER	Meaning
0b0	An injected Signaled or
	Recoverable error will not be
	generated by the fault generation
	feature of the node.

0b1	An injected Signaled or
	Recoverable error is generated in
	the fault injection state.

The node enters the fault injection state when the Error Generation Counter decrements to zero. It is implementation defined whether the injected error is generated when the error is generated on an access to the component in the fault injection state and the data is not consumed.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

UEU, bit [2]

When the node supports this control:

Unrecoverable Error generation enable. Controls whether an injected Unrecoverable error is generated by the fault injection feature of the node.

UEU	Meaning
0b0	An injected Unrecoverable error
	will not be generated by the fault
	generation feature of the node.
0b1	An injected Unrecoverable error
	is generated in the fault injection
	state.

The node enters the fault injection state when the Error Generation Counter decrements to zero. It is implementation defined whether the injected error is generated when the error is generated on an access to the component in the fault injection state and the data is not consumed.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

UC, bit [1]

When the node supports this control:

Uncontainable Error generation enable. Controls whether an injected Uncontainable error is generated by the fault injection feature of the node.

UC	Meaning
0b0	An injected Uncontainable error
	will not be generated by the fault
	generation feature of the node.
0b1	An injected Uncontainable error is
	generated in the fault injection
	state.

The node enters the fault injection state when the Error Generation Counter decrements to zero. It is implementation defined whether the injected error is generated when the error is generated on an access to the component in the fault injection state and the data is not consumed.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

OF, bit [0]

When the node supports this control:

Overflow flag. The value written to <u>ERR<n>STATUS</u>.OF when an injected error is recorded.

OF	Meaning
0b0	ERR <n>STATUS.OF is set to 0</n>
	when an injected error is recorded.
0b1	ERR <n>STATUS.OF is set to 1</n>
	when an injected error is recorded.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Accessing ERR<n>PFGCTL

ERR<n>PFGCTL can be accessed through the memory-mapped interfaces:

Component	Offset	Instance	
RAS	0x808 + (64 * n)	ERR <n>PFGCTL</n>	

Accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	External
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.