AArch64 Instructions Index by Encoding

External Registers

# GICD\_IGRPMODR<n>E, Interrupt Group Modifier Registers (extended SPI range), n = 0 - 31

The GICD IGRPMODR<n>E characteristics are:

#### **Purpose**

When <u>GICD\_CTLR</u>.DS==0, this register together with the <u>GICD\_IGROUPR<n>E</u> registers, controls whether the corresponding interrupt is in:

- Secure Group 0.
- Non-secure Group 1.
- When System register access is enabled, Secure Group 1.

## **Configuration**

This register is present only when FEAT\_GICv3p1 is implemented. Otherwise, direct accesses to GICD\_IGRPMODR<n>E are res0.

GICD IGRPMODR<n>E resets to 0x00000000.

When <u>GICD\_TYPER</u>.ESPI==0, these registers are res0.

When  $\underline{GICD\_TYPER}$ .ESPI==1:

- The number of implemented GICD\_IGRPMODR<n>E registers is (GICD\_TYPER.ESPI range+1). Registers are numbered from 0.
- When GICD CTLR.DS==0, this register is Secure.

#### **Attributes**

GICD\_IGRPMODR<n>E is a 32-bit register.

## Field descriptions

31 30 29 28 27
Group modifier bit31 Group modifier bit30 Group modifier bit29 Group modifier bit28 Group modifier

Group modifier bit<x>, bit [x], for x = 31 to 0

Group modifier bit. In implementations where affinity routing is enabled for the Security state of an interrupt, the bit that corresponds to the interrupt is concatenated with the equivalent bit in  $\underline{\text{GICD\_IGROUPR} < n > E}$  to form a 2-bit field that defines an interrupt group:

Group modifier bit	Group status bit	Definition	Short name
0d0	0b0	Secure Group 0	G0S
060	0b1	Non- secure Group 1	G1NS
0b1	0b0	Secure G1S Group 1	
0b1	0b1	Reserved, - treated as Non- secure Group 1	

The reset behavior of this field is:

• On a GIC reset, this field resets to 0.

For INTID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICD\_IGRPMODR<n>E number, n, is given by n = (m-4096) DIV 32.
- The offset of the required GICD\_IGRPMODR<n>E is (0x3400 + (4\*n)).
- The bit number of the required group modifier bit in this register is (m-4096) MOD 32.

# Accessing GICD\_IGRPMODR<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICD\_IGRPMODR<n>E, the corresponding bit is res0.

When <u>GICD\_CTLR</u>.DS==0, bits corresponding to Secure SPIs are RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

# GICD\_IGRPMODR<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Distributor	Dist_base	0x3400 + (4 * n)	GICD_IGRPMODR <n>E</n>

Accesses on this interface are RW.

AArch32AArch64AArch32AArch64Index byExternal RegistersRegistersRegistersInstructionsEncodingRegisters

 $28/03/2023\ 16:01;\ 72747e43966d6b97dcbd230a1b3f0421d1ea3d94$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.