# ICH\_MISR\_EL2, Interrupt Controller Maintenance Interrupt State Register

The ICH MISR EL2 characteristics are:

## **Purpose**

Indicates which maintenance interrupts are asserted.

## **Configuration**

AArch64 System register ICH\_MISR\_EL2 bits [31:0] are architecturally mapped to AArch32 System register ICH\_MISR[31:0].

This register is present only when FEAT\_GICv3 is implemented and (EL2 is implemented or EL3 is implemented). Otherwise, direct accesses to ICH MISR EL2 are undefined.

If EL2 is not implemented, this register is res0 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

#### **Attributes**

ICH MISR EL2 is a 64-bit register.

# Field descriptions

| 636261605958575655545352515049484746454443424140 | 0 39   | 38     | 37     | 36     | 35         | 34  | 33 32   |
|--|--------|--------|--------|--------|------------|-----|---------|
| RESC   | 0      |        |        |        |            |     |         |
| RES0   | VGrp1D | VGrp1E | VGrp0D | VGrp0l | <b>NPL</b> | REN | P U EOI |
| 31302928272625242322212019181716151413121110 9 8 | 7      | 6      | 5      | 4      | 3          | 2   | 1 0     |

#### Bits [63:8]

Reserved, res0.

#### VGrp1D, bit [7]

vPE Group 1 Disabled.

| VGrp1D | Meaning                   |
|--------|---------------------------|
| 0b0    | vPE Group 1 Disabled      |
|        | maintenance interrupt not |
|        | asserted.                 |

| 0b1 | vPE Group 1 Disabled  |  |
|-----|-----------------------|--|
|     | maintenance interrupt |  |
|     | asserted.             |  |

This maintenance interrupt is asserted when <a href="ICH HCR EL2">ICH HCR EL2</a>.VGrp1DIE==1 and <a href="ICH VMCR EL2">ICH VMCR EL2</a>.VENG1==is 0.

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

#### VGrp1E, bit [6]

vPE Group 1 Enabled.

| VGrp1E | Meaning                   |
|--------|---------------------------|
| 0b0    | vPE Group 1 Enabled       |
|        | maintenance interrupt not |
|        | asserted.                 |
| 0b1    | vPE Group 1 Enabled       |
|        | maintenance interrupt     |
|        | asserted.                 |

This maintenance interrupt is asserted when <a href="ICH HCR EL2">ICH HCR EL2</a>.VGrp1EIE==1 and <a href="ICH VMCR EL2">ICH VMCR EL2</a>.VENG1==is 1.

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

#### VGrp0D, bit [5]

vPE Group 0 Disabled.

| VGrp0D | Meaning                   |
|--------|---------------------------|
| 0b0    | vPE Group 0 Disabled      |
|        | maintenance interrupt not |
|        | asserted.                 |
| 0b1    | vPE Group 0 Disabled      |
|        | maintenance interrupt     |
|        | asserted.                 |

This maintenance interrupt is asserted when <a href="ICH HCR EL2.VGrp0DIE==1">ICH HCR EL2.VGrp0DIE==1</a> and <a href="ICH VMCR EL2.VENG0==0">ICH VMCR EL2.VENG0==0</a>.

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

#### VGrp0E, bit [4]

vPE Group 0 Enabled.

| VGrp0E | Meaning                   |
|--------|---------------------------|
| 0b0    | vPE Group 0 Enabled       |
|        | maintenance interrupt not |
|        | asserted.                 |
| 0b1    | vPE Group 0 Enabled       |
|        | maintenance interrupt     |
|        | asserted.                 |

This maintenance interrupt is asserted when <a href="ICH HCR EL2">ICH HCR EL2</a>.VGrp0EIE==1 and <a href="ICH VMCR EL2">ICH VMCR EL2</a>.VENG0==1.

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

#### NP, bit [3]

No Pending.

| NP  | Meaning                          |
|-----|----------------------------------|
| 0b0 | No Pending maintenance interrupt |
|     | not asserted.                    |
| 0b1 | No Pending maintenance interrupt |
|     | asserted.                        |

This maintenance interrupt is asserted when <a href="ICH HCR EL2">ICH HCR EL2</a>.NPIE==1 and no List register is in pending state.

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

#### LRENP, bit [2]

List Register Entry Not Present.

| LRENP | Meaning                             |
|-------|-------------------------------------|
| 0b0   | List Register Entry Not Present     |
|       | maintenance interrupt not asserted. |
| 0b1   | List Register Entry Not Present     |
|       | maintenance interrupt               |
|       | asserted.                           |

This maintenance interrupt is asserted when <a href="ICH\_HCR\_EL2">ICH\_HCR\_EL2</a>.LRENPIE==1 and <a href="ICH\_HCR\_EL2">ICH\_HCR\_EL2</a>.EOIcount is nonzero.

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

#### U, bit [1]

Underflow.

| U   | Meaning                         |
|-----|---------------------------------|
| 0b0 | Underflow maintenance interrupt |
|     | not asserted.                   |
| 0b1 | Underflow maintenance interrupt |
|     | asserted.                       |

This maintenance interrupt is asserted when <u>ICH\_HCR\_EL2</u>.UIE==1 and zero or one of the List register entries are marked as a valid interrupt, that is, if the corresponding <u>ICH\_LR<n>\_EL2</u>.State bits do not equal  $0 \times 0$ .

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

#### **EOI**, bit [0]

End Of Interrupt.

| EOI | Meaning                      |
|-----|------------------------------|
| 0b0 | End Of Interrupt maintenance |
|     | interrupt not asserted.      |
| 0b1 | End Of Interrupt maintenance |
|     | interrupt asserted.          |

This maintenance interrupt is asserted when at least one bit in ICH EISR EL2 is 1.

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

The U and NP bits do not include the status of any pending/active 'VSet (IRI)' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069) packets because these bits control generation of interrupts that allow software management of the contents of the List Registers (which are not affected by 'VSet (IRI)' packets).

# **Accessing ICH MISR EL2**

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, ICH\_MISR\_EL2

| op0  | op1   | CRn    | CRm    | op2   |
|------|-------|--------|--------|-------|
| 0b11 | 0b100 | 0b1100 | 0b1011 | 0b010 |

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ICC_SRE_EL2.SRE == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ICH_MISR_EL2;
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ICH_MISR_EL2;
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.