<u>SME</u>	Index by
Instructions	Encoding

Pseu

Base Instructions

SIMD&FP **Instructions**

SVE Instructions

FMAXNMP

Floating-point maximum number pairwise

Compute the maximum value of each pair of adjacent floating-point elements within each source vector, and interleave the results from corresponding lanes. The interleaved result values are destructively placed in the first source vector.

Regardless of the value of FPCR.AH, the behavior is as follows for each pairwise operation:

- Negative zero compares less than positive zero.
- If one element is numeric and the other is a quiet NaN, the result is the numeric value.
- When FPCR.DN is 0, if either element is a signaling NaN or if both elements are NaNs, the result is a quiet NaN.
- When FPCR.DN is 1, if either element is a signaling NaN or if both elements are NaNs, the result is Default NaN.

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 1 1 0 0 1 0 0 size 0 1 0 1 0 0 1 0 0 Pg
                                                        Zm
                                                                   Zdn
```

```
FMAXNMP < Zdn > . < T > , < Pq > /M, < Zdn > . < T > , < Zm > . < T >
```

```
if ! <a href="HaveSVE2">HaveSME</a>() then UNDEFINED;
if size == '00' then UNDEFINED;
constant integer esize = 8 << UInt(size);</pre>
integer g = UInt(Pg);
integer m = UInt(Zm);
integer dn = UInt(Zdn);
```

Assembler Symbols

<Zdn>

Is the name of the first source and destination scalable vector register, encoded in the "Zdn" field.

<T>

Is the size specifier, encoded in "size":

size	<t></t>
0.0	RESERVED
01	Н
10	S
11	D

<Pg>

Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<Zm>

Is the name of the second source scalable vector register, encoded in the "Zm" field.

Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(PL) mask = P[g, PL];
bits(VL) operand1 = Z[dn, VL];
bits (VL) operand2 = if \frac{\text{AnyActiveElement}}{\text{AnyActiveElement}} (mask, esize) then \frac{Z}{\text{Im}}, VL] else
bits(VL) result = \mathbb{Z}[dn, VL];
bits(esize) element1;
bits(esize) element2;
for e = 0 to elements-1
     if ActivePredicateElement (mask, e, esize) then
         if IsEven(e) then
              element1 = Elem[operand1, e + 0, esize];
              element2 = Elem[operand1, e + 1, esize];
         else
              element1 = <u>Elem[operand2, e - 1, esize];</u>
              element2 = Elem[operand2, e + 0, esize];
         Elem[result, e, esize] = FPMaxNum(element1, element2, FPCR[]);
\underline{Z}[dn, VL] = result;
```

Operational information

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is unpredictable:

- The MOVPRFX instruction must be unpredicated.
- The MOVPRFX instruction must specify the same destination register as this instruction.
- The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu