<u>c by</u>	<u>Sh</u>
ding	<u>Pseuc</u>

LD1SW (scalar plus scalar)

Contiguous load signed words to vector (scalar index)

Contiguous load of signed words to elements of a vector register from the memory address generated by a 64-bit scalar base and scalar index which is multiplied by 4 and added to the base address. After each element access the index value is incremented, but the index register is not updated. Inactive elements will not cause a read from Device memory or signal a fault, and are set to zero in the destination vector.

31 30 29 28 27 26 25 24 23 22	21	20 19 18 17 16	15 14 13	12 11 10	9 8 7 6 5	4 3 2 1 0
1 0 1 0 0 1 0 0 1 0	0	Rm	0 1 0	Pg	Rn	Zt
dtype<3	t1/pe<0>	•			-	-

```
LD1SW { <Zt>.D }, <Pg>/Z, [<Xn | SP>, <Xm>, LSL #2]
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if Rm == '11111' then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 32;
boolean unsigned = FALSE;
```

Assembler Symbols

<zt></zt>	Is the name of the scalable vector register to be transferred, encoded in the "Zt" field.
<pg></pg>	Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<xm></xm>	Is the 64-bit name of the general-purpose offset register, encoded in the "Rm" field.

Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(64) base;
bits(PL) mask = P[g, PL];
bits(VL) result;
bits(msize) data;
bits(64) offset;
```

```
constant integer mbytes = msize DIV 8;
boolean contiquous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = TRUE;
AccessDescriptor accdesc = CreateAccDescSVE (MemOp_LOAD, nontemporal, co
if !AnyActiveElement (mask, esize) then
     if n == 31 && ConstrainUnpredictableBool(Unpredictable_CHECKSPNONEA
          CheckSPAlignment();
else
     if n == 31 then <a href="CheckSPAlignment">CheckSPAlignment</a>();
    base = if n == 31 then SP[] else X[n, 64];
     offset = X[m, 64];
for e = 0 to elements-1
     if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
          bits(64) addr = base + (<u>UInt</u>(offset) + e) * mbytes;
          data = Mem[addr, mbytes, accdesc];
          Elem[result, e, esize] = Extend(data, esize, unsigned);
     else
          \underline{\text{Elem}}[\text{result, e, esize}] = \underline{\text{Zeros}}(\text{esize});
\mathbf{Z}[\mathsf{t}, \mathsf{VL}] = \mathsf{result};
```

Operational information

If FEAT_SVE2 is implemented or FEAT_SME is implemented, then if PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu