by	Sh
ing	Pseud

# **ADDS** (shifted register)

Add (shifted register), setting flags, adds a register value and an optionally-shifted register value, and writes the result to the destination register. It updates the condition flags based on the result.

This instruction is used by the alias CMN (shifted register).

## 32-bit (sf == 0)

```
ADDS <Wd>>, <Wn>>, <shift> #<amount>}
64-bit (sf == 1)
```

```
ADDS <Xd>, <Xn>, <Xm>{, <shift> #<amount>}

integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
constant integer datasize = 32 << UInt(sf);

if shift == '11' then UNDEFINED;
if sf == '0' && imm6<5> == '1' then UNDEFINED;

ShiftType shift_type = DecodeShift(shift);
integer shift_amount = UInt(imm6);
```

### **Assembler Symbols**

the 32-bit name of the general-purpose destination egister, encoded in the "Rd" field.
the 32-bit name of the first general-purpose source egister, encoded in the "Rn" field.
the 32-bit name of the second general-purpose source egister, encoded in the "Rm" field.
the 64-bit name of the general-purpose destination egister, encoded in the "Rd" field.
the 64-bit name of the first general-purpose source egister, encoded in the "Rn" field.
the 64-bit name of the second general-purpose source

<shift>

Is the optional shift type to be applied to the second source operand, defaulting to LSL and encoded in "shift":

shift	<shift></shift>
00	LSL
01	LSR
10	ASR
11	RESERVED

<amount>

For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field.

#### **Alias Conditions**

Alias	Is preferred when
CMN (shifted register)	Rd == '111111'

# **Operation**

```
bits(datasize) result;
bits(datasize) operand1 = X[n, datasize];
bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount, datasize)
bits(4) nzcv;
(result, nzcv) = AddWithCarry(operand1, operand2, '0');
PSTATE.<N,Z,C,V> = nzcv;
X[d, datasize] = result;
```

### **Operational information**

## If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
Instructions	Instructions	Instructions	Instructions	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Sh Pseu

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.