

## TRCCCCTLR, Cycle Count Control Register

The TRCCCCTLR characteristics are:

### Purpose

Set the threshold value for cycle counting.

### Configuration

External register TRCCCCTLR bits [31:0] are architecturally mapped to AArch64 System register [TRCCCCTLR\[31:0\]](#).

This register is present only when FEAT\_ETE is implemented, FEAT\_TRC\_EXT is implemented and TRCIDR0.TRCCCI == 1. Otherwise, direct accesses to TRCCCCTLR are res0.

### Attributes

TRCCCCTLR is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0																				THRESHOLD											

#### Bits [31:12]

Reserved, res0.

#### THRESHOLD, bits [11:0]

Sets the threshold value for instruction trace cycle counting.

The minimum threshold value that can be programmed into THRESHOLD is given in [TRCIDR3.CCITMIN](#). If the THRESHOLD value is smaller than the value in [TRCIDR3.CCITMIN](#) then the behavior is constrained unpredictable. That is, cycle counts might or might not be included in the trace and the cycle count threshold is not known.

Writing a value of zero when [TRCCONFIGR.CCI](#) enables instruction trace cycle counting results in constrained unpredictable behavior. That is, cycle counts might or might not be included in the trace and the cycle count threshold is not known.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

## Accessing TRCCCCTLR

Must be programmed if [TRCCONFIGR.CCI](#) == 1.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

**TRCCCCTLR can be accessed through the external debug interface:**

Component	Offset	Instance
ETE	0x038	TRCCCCTLR

This interface is accessible as follows:

- When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.