

## CSET

Conditional Set sets the destination register to 1 if the condition is TRUE, and otherwise sets it to 0.

This is an alias of [CSINC](#). This means:

- The encodings in this description are named to match the encodings of [CSINC](#).
- The description of [CSINC](#) gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

|    |    |    |    |    |    |    |    |    |    |    |    |    |    |      |    |    |         |    |    |    |    |   |   |   |   |    |   |   |   |   |   |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|------|----|----|---------|----|----|----|----|---|---|---|---|----|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17   | 16 | 15 | 14      | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5  | 4 | 3 | 2 | 1 | 0 |
| sf |    | 0  | 0  | 1  | 1  | 0  | 1  | 0  | 1  | 0  | 0  | 1  | 1  | 1    | 1  | 1  | != 111x |    | 0  | 1  | 1  | 1 | 1 | 1 | 1 | Rd |   |   |   |   |   |
| op |    |    |    | Rm |    |    |    |    |    |    |    |    |    | cond |    |    |         | o2 |    | Rn |    |   |   |   |   |    |   |   |   |   |   |

### 32-bit (sf == 0)

CSET <Wd>, <cond>

is equivalent to

[CSINC](#) <Wd>, WZR, WZR, invert(<cond>)

and is always the preferred disassembly.

### 64-bit (sf == 1)

CSET <Xd>, <cond>

is equivalent to

[CSINC](#) <Xd>, XZR, XZR, invert(<cond>)

and is always the preferred disassembly.

## Assembler Symbols

|        |  |
|--------|--|
| <Wd>   | Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.                                   |
| <Xd>   | Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.                                   |
| <cond> | Is one of the standard conditions, excluding AL and NV, encoded in the "cond" field with its least significant bit inverted. |

**Operation**

The description of [CSINC](#) gives the operational pseudocode for this instruction.

**Operational information**

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

---

[Base  
Instructions](#)

[SIMD&FP  
Instructions](#)

[SVE  
Instructions](#)

[SME  
Instructions](#)

[Index by  
Encoding](#)

[Sh  
Pseu](#)

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode  
no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel ; Build timestamp: 2023-09-18T17:56

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This  
document is Non-Confidential.