Sh

Pseu

## A64 -- SIMD and Floating-point Instructions (alphabetic order)

ABS: Absolute value (vector).

ADD (vector): Add (vector).

ADDHN, ADDHN2: Add returning High Narrow.

ADDP (scalar): Add Pair of elements (scalar).

ADDP (vector): Add Pairwise (vector).

ADDV: Add across Vector.

**AESD**: AES single round decryption.

**AESE**: AES single round encryption.

**AESIMC:** AES inverse mix columns.

**AESMC**: AES mix columns.

AND (vector): Bitwise AND (vector).

**BCAX**: Bit Clear and exclusive-OR.

<u>BFCVT</u>: Floating-point convert from single-precision to BFloat16 format (scalar).

<u>BFCVTN</u>, <u>BFCVTN2</u>: Floating-point convert from single-precision to BFloat16 format (vector).

<u>BFDOT (by element)</u>: BFloat16 floating-point dot product (vector, by element).

BFDOT (vector): BFloat16 floating-point dot product (vector).

BFMLALB, BFMLALT (by element): BFloat16 floating-point widening multiply-add long (by element).

BFMLALB, BFMLALT (vector): BFloat16 floating-point widening multiply-add long (vector).

<u>BFMMLA</u>: BFloat16 floating-point matrix multiply-accumulate into 2x2 matrix.

BIC (vector, immediate): Bitwise bit Clear (vector, immediate).

BIC (vector, register): Bitwise bit Clear (vector, register).

```
BIF: Bitwise Insert if False.
BIT: Bitwise Insert if True.
BSL: Bitwise Select.
CLS (vector): Count Leading Sign bits (vector).
CLZ (vector): Count Leading Zero bits (vector).
CMEQ (register): Compare bitwise Equal (vector).
<u>CMEQ (zero)</u>: Compare bitwise Equal to zero (vector).
CMGE (register): Compare signed Greater than or Equal (vector).
CMGE (zero): Compare signed Greater than or Equal to zero (vector).
CMGT (register): Compare signed Greater than (vector).
CMGT (zero): Compare signed Greater than zero (vector).
<u>CMHI (register)</u>: Compare unsigned Higher (vector).
CMHS (register): Compare unsigned Higher or Same (vector).
CMLE (zero): Compare signed Less than or Equal to zero (vector).
<u>CMLT (zero)</u>: Compare signed Less than zero (vector).
CMTST: Compare bitwise Test bits nonzero (vector).
CNT: Population Count per byte.
DUP (element): Duplicate vector element to vector or scalar.
<u>DUP (general)</u>: Duplicate general-purpose register to vector.
EOR (vector): Bitwise Exclusive-OR (vector).
EOR3: Three-way Exclusive-OR.
EXT: Extract vector from pair of vectors.
<u>FABD</u>: Floating-point Absolute Difference (vector).
<u>FABS (scalar)</u>: Floating-point Absolute value (scalar).
FABS (vector): Floating-point Absolute value (vector).
<u>FACGE</u>: Floating-point Absolute Compare Greater than or Equal
(vector).
<u>FACGT</u>: Floating-point Absolute Compare Greater than (vector).
<u>FADD</u> (scalar): Floating-point Add (scalar).
```

FADD (vector): Floating-point Add (vector).

<u>FADDP (scalar)</u>: Floating-point Add Pair of elements (scalar).

<u>FADDP (vector)</u>: Floating-point Add Pairwise (vector).

**FCADD**: Floating-point Complex Add.

**FCCMP**: Floating-point Conditional quiet Compare (scalar).

**FCCMPE**: Floating-point Conditional signaling Compare (scalar).

FCMEQ (register): Floating-point Compare Equal (vector).

FCMEQ (zero): Floating-point Compare Equal to zero (vector).

<u>FCMGE (register)</u>: Floating-point Compare Greater than or Equal (vector).

<u>FCMGE (zero)</u>: Floating-point Compare Greater than or Equal to zero (vector).

FCMGT (register): Floating-point Compare Greater than (vector).

FCMGT (zero): Floating-point Compare Greater than zero (vector).

**FCMLA**: Floating-point Complex Multiply Accumulate.

<u>FCMLA (by element)</u>: Floating-point Complex Multiply Accumulate (by element).

FCMLE (zero): Floating-point Compare Less than or Equal to zero (vector).

FCMLT (zero): Floating-point Compare Less than zero (vector).

**FCMP**: Floating-point quiet Compare (scalar).

**FCMPE**: Floating-point signaling Compare (scalar).

**FCSEL**: Floating-point Conditional Select (scalar).

<u>FCVT</u>: Floating-point Convert precision (scalar).

<u>FCVTAS</u> (scalar): Floating-point Convert to Signed integer, rounding to nearest with ties to Away (scalar).

<u>FCVTAS (vector)</u>: Floating-point Convert to Signed integer, rounding to nearest with ties to Away (vector).

<u>FCVTAU (scalar)</u>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (scalar).

<u>FCVTAU (vector)</u>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to Away (vector).

<u>FCVTL</u>, <u>FCVTL2</u>: Floating-point Convert to higher precision Long (vector).

<u>FCVTMS (scalar)</u>: Floating-point Convert to Signed integer, rounding toward Minus infinity (scalar).

<u>FCVTMS (vector)</u>: Floating-point Convert to Signed integer, rounding toward Minus infinity (vector).

<u>FCVTMU (scalar)</u>: Floating-point Convert to Unsigned integer, rounding toward Minus infinity (scalar).

<u>FCVTMU (vector)</u>: Floating-point Convert to Unsigned integer, rounding toward Minus infinity (vector).

<u>FCVTN</u>, <u>FCVTN2</u>: Floating-point Convert to lower precision Narrow (vector).

<u>FCVTNS (scalar)</u>: Floating-point Convert to Signed integer, rounding to nearest with ties to even (scalar).

<u>FCVTNS (vector)</u>: Floating-point Convert to Signed integer, rounding to nearest with ties to even (vector).

<u>FCVTNU (scalar)</u>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to even (scalar).

<u>FCVTNU (vector)</u>: Floating-point Convert to Unsigned integer, rounding to nearest with ties to even (vector).

<u>FCVTPS (scalar)</u>: Floating-point Convert to Signed integer, rounding toward Plus infinity (scalar).

<u>FCVTPS (vector)</u>: Floating-point Convert to Signed integer, rounding toward Plus infinity (vector).

<u>FCVTPU (scalar)</u>: Floating-point Convert to Unsigned integer, rounding toward Plus infinity (scalar).

<u>FCVTPU (vector)</u>: Floating-point Convert to Unsigned integer, rounding toward Plus infinity (vector).

<u>FCVTXN</u>, <u>FCVTXN2</u>: Floating-point Convert to lower precision Narrow, rounding to odd (vector).

<u>FCVTZS</u> (scalar, fixed-point): Floating-point Convert to Signed fixed-point, rounding toward Zero (scalar).

<u>FCVTZS</u> (<u>scalar</u>, <u>integer</u>): Floating-point Convert to Signed integer, rounding toward Zero (scalar).

<u>FCVTZS</u> (vector, fixed-point): Floating-point Convert to Signed fixed-point, rounding toward Zero (vector).

<u>FCVTZS</u> (vector, integer): Floating-point Convert to Signed integer, rounding toward Zero (vector).

<u>FCVTZU (scalar, fixed-point)</u>: Floating-point Convert to Unsigned fixed-point, rounding toward Zero (scalar).

<u>FCVTZU (scalar, integer)</u>: Floating-point Convert to Unsigned integer, rounding toward Zero (scalar).

<u>FCVTZU (vector, fixed-point)</u>: Floating-point Convert to Unsigned fixed-point, rounding toward Zero (vector).

<u>FCVTZU (vector, integer)</u>: Floating-point Convert to Unsigned integer, rounding toward Zero (vector).

<u>FDIV (scalar)</u>: Floating-point Divide (scalar).

<u>FDIV (vector)</u>: Floating-point Divide (vector).

<u>FJCVTZS</u>: Floating-point Javascript Convert to Signed fixed-point, rounding toward Zero.

FMADD: Floating-point fused Multiply-Add (scalar).

FMAX (scalar): Floating-point Maximum (scalar).

FMAX (vector): Floating-point Maximum (vector).

FMAXNM (scalar): Floating-point Maximum Number (scalar).

FMAXNM (vector): Floating-point Maximum Number (vector).

<u>FMAXNMP (scalar)</u>: Floating-point Maximum Number of Pair of elements (scalar).

FMAXNMP (vector): Floating-point Maximum Number Pairwise (vector).

**FMAXNMV**: Floating-point Maximum Number across Vector.

FMAXP (scalar): Floating-point Maximum of Pair of elements (scalar).

FMAXP (vector): Floating-point Maximum Pairwise (vector).

**FMAXV**: Floating-point Maximum across Vector.

FMIN (scalar): Floating-point Minimum (scalar).

FMIN (vector): Floating-point minimum (vector).

FMINNM (scalar): Floating-point Minimum Number (scalar).

FMINNM (vector): Floating-point Minimum Number (vector).

<u>FMINNMP (scalar)</u>: Floating-point Minimum Number of Pair of elements (scalar).

FMINNMP (vector): Floating-point Minimum Number Pairwise (vector).

**FMINNMV**: Floating-point Minimum Number across Vector.

FMINP (scalar): Floating-point Minimum of Pair of elements (scalar).

**FMINP** (vector): Floating-point Minimum Pairwise (vector).

**FMINV**: Floating-point Minimum across Vector.

<u>FMLA (by element)</u>: Floating-point fused Multiply-Add to accumulator (by element).

<u>FMLA (vector)</u>: Floating-point fused Multiply-Add to accumulator (vector).

<u>FMLAL</u>, <u>FMLAL2</u> (by element): Floating-point fused Multiply-Add Long to accumulator (by element).

<u>FMLAL</u>, <u>FMLAL2</u> (<u>vector</u>): Floating-point fused Multiply-Add Long to accumulator (vector).

<u>FMLS</u> (by <u>element</u>): Floating-point fused Multiply-Subtract from accumulator (by element).

<u>FMLS (vector)</u>: Floating-point fused Multiply-Subtract from accumulator (vector).

<u>FMLSL</u>, <u>FMLSL2</u> (by element): Floating-point fused Multiply-Subtract Long from accumulator (by element).

<u>FMLSL</u>, <u>FMLSL2</u> (vector): Floating-point fused Multiply-Subtract Long from accumulator (vector).

<u>FMOV (general)</u>: Floating-point Move to or from general-purpose register without conversion.

FMOV (register): Floating-point Move register without conversion.

FMOV (scalar, immediate): Floating-point move immediate (scalar).

FMOV (vector, immediate): Floating-point move immediate (vector).

FMSUB: Floating-point Fused Multiply-Subtract (scalar).

FMUL (by element): Floating-point Multiply (by element).

FMUL (scalar): Floating-point Multiply (scalar).

**FMUL** (vector): Floating-point Multiply (vector).

**FMULX**: Floating-point Multiply extended.

FMULX (by element): Floating-point Multiply extended (by element).

FNEG (scalar): Floating-point Negate (scalar).

<u>FNEG (vector)</u>: Floating-point Negate (vector).

**FNMADD**: Floating-point Negated fused Multiply-Add (scalar).

**FNMSUB**: Floating-point Negated fused Multiply-Subtract (scalar).

FNMUL (scalar): Floating-point Multiply-Negate (scalar).

**FRECPE**: Floating-point Reciprocal Estimate.

**FRECPS**: Floating-point Reciprocal Step.

<u>FRECPX</u>: Floating-point Reciprocal exponent (scalar).

FRINT32X (scalar): Floating-point Round to 32-bit Integer, using current rounding mode (scalar).

<u>FRINT32X (vector)</u>: Floating-point Round to 32-bit Integer, using current rounding mode (vector).

FRINT32Z (scalar): Floating-point Round to 32-bit Integer toward Zero (scalar).

<u>FRINT32Z (vector)</u>: Floating-point Round to 32-bit Integer toward Zero (vector).

<u>FRINT64X (scalar)</u>: Floating-point Round to 64-bit Integer, using current rounding mode (scalar).

<u>FRINT64X (vector)</u>: Floating-point Round to 64-bit Integer, using current rounding mode (vector).

<u>FRINT64Z (scalar)</u>: Floating-point Round to 64-bit Integer toward Zero (scalar).

<u>FRINT64Z (vector)</u>: Floating-point Round to 64-bit Integer toward Zero (vector).

FRINTA (scalar): Floating-point Round to Integral, to nearest with ties to Away (scalar).

FRINTA (vector): Floating-point Round to Integral, to nearest with ties to Away (vector).

<u>FRINTI (scalar)</u>: Floating-point Round to Integral, using current rounding mode (scalar).

<u>FRINTI (vector)</u>: Floating-point Round to Integral, using current rounding mode (vector).

<u>FRINTM (scalar)</u>: Floating-point Round to Integral, toward Minus infinity (scalar).

FRINTM (vector): Floating-point Round to Integral, toward Minus infinity (vector).

<u>FRINTN (scalar)</u>: Floating-point Round to Integral, to nearest with ties to even (scalar).

<u>FRINTN (vector)</u>: Floating-point Round to Integral, to nearest with ties to even (vector).

<u>FRINTP (scalar)</u>: Floating-point Round to Integral, toward Plus infinity (scalar).

<u>FRINTP (vector)</u>: Floating-point Round to Integral, toward Plus infinity (vector).

FRINTX (scalar): Floating-point Round to Integral exact, using current rounding mode (scalar).

<u>FRINTX (vector)</u>: Floating-point Round to Integral exact, using current rounding mode (vector).

FRINTZ (scalar): Floating-point Round to Integral, toward Zero (scalar).

FRINTZ (vector): Floating-point Round to Integral, toward Zero (vector).

**FRSORTE**: Floating-point Reciprocal Square Root Estimate.

**FRSQRTS**: Floating-point Reciprocal Square Root Step.

FSQRT (scalar): Floating-point Square Root (scalar).

FSQRT (vector): Floating-point Square Root (vector).

<u>FSUB (scalar)</u>: Floating-point Subtract (scalar).

<u>FSUB (vector)</u>: Floating-point Subtract (vector).

<u>INS (element)</u>: Insert vector element from another vector element.

<u>INS (general)</u>: Insert vector element from general-purpose register.

<u>LD1 (multiple structures)</u>: Load multiple single-element structures to one, two, three, or four registers.

<u>LD1 (single structure)</u>: Load one single-element structure to one lane of one register.

<u>LD1R</u>: Load one single-element structure and Replicate to all lanes (of one register).

<u>LD2 (multiple structures)</u>: Load multiple 2-element structures to two registers.

<u>LD2 (single structure)</u>: Load single 2-element structure to one lane of two registers.

<u>LD2R</u>: Load single 2-element structure and Replicate to all lanes of two registers.

<u>LD3 (multiple structures)</u>: Load multiple 3-element structures to three registers.

<u>LD3 (single structure)</u>: Load single 3-element structure to one lane of three registers.

<u>LD3R</u>: Load single 3-element structure and Replicate to all lanes of three registers.

<u>LD4 (multiple structures)</u>: Load multiple 4-element structures to four registers.

<u>LD4 (single structure)</u>: Load single 4-element structure to one lane of four registers.

<u>LD4R</u>: Load single 4-element structure and Replicate to all lanes of four registers.

<u>LDAP1 (SIMD&FP)</u>: Load-Acquire RCpc one single-element structure to one lane of one register.

<u>LDAPUR (SIMD&FP)</u>: Load-Acquire RCpc SIMD&FP Register (unscaled offset).

<u>LDNP (SIMD&FP)</u>: Load Pair of SIMD&FP registers, with Non-temporal hint.

<u>LDP (SIMD&FP)</u>: Load Pair of SIMD&FP registers.

<u>LDR (immediate, SIMD&FP)</u>: Load SIMD&FP Register (immediate offset).

LDR (literal, SIMD&FP): Load SIMD&FP Register (PC-relative literal).

<u>LDR (register, SIMD&FP)</u>: Load SIMD&FP Register (register offset).

<u>LDUR (SIMD&FP)</u>: Load SIMD&FP Register (unscaled offset).

MLA (by element): Multiply-Add to accumulator (vector, by element).

MLA (vector): Multiply-Add to accumulator (vector).

MLS (by element): Multiply-Subtract from accumulator (vector, by element).

MLS (vector): Multiply-Subtract from accumulator (vector).

MOV (element): Move vector element to another vector element: an alias of INS (element).

MOV (from general): Move general-purpose register to a vector element: an alias of INS (general).

```
MOV (scalar): Move vector element to scalar: an alias of DUP (element).
MOV (to general): Move vector element to general-purpose register: an
alias of UMOV.
MOV (vector): Move vector: an alias of ORR (vector, register).
MOVI: Move Immediate (vector).
MUL (by element): Multiply (vector, by element).
MUL (vector): Multiply (vector).
MVN: Bitwise NOT (vector): an alias of NOT.
MVNI: Move inverted Immediate (vector).
NEG (vector): Negate (vector).
NOT: Bitwise NOT (vector).
ORN (vector): Bitwise inclusive OR NOT (vector).
ORR (vector, immediate): Bitwise inclusive OR (vector, immediate).
ORR (vector, register): Bitwise inclusive OR (vector, register).
PMUL: Polynomial Multiply.
PMULL, PMULL2: Polynomial Multiply Long.
RADDHN, RADDHN2: Rounding Add returning High Narrow.
RAX1: Rotate and Exclusive-OR.
RBIT (vector): Reverse Bit order (vector).
REV16 (vector): Reverse elements in 16-bit halfwords (vector).
REV32 (vector): Reverse elements in 32-bit words (vector).
REV64: Reverse elements in 64-bit doublewords (vector).
RSHRN, RSHRN2: Rounding Shift Right Narrow (immediate).
RSUBHN, RSUBHN2: Rounding Subtract returning High Narrow.
SABA: Signed Absolute difference and Accumulate.
SABAL, SABAL2: Signed Absolute difference and Accumulate Long.
```

SABDL, SABDL2: Signed Absolute Difference Long.

**SABD**: Signed Absolute Difference.

<u>SADALP</u>: Signed Add and Accumulate Long Pairwise.

```
SADDL, SADDL2: Signed Add Long (vector).
SADDLP: Signed Add Long Pairwise.
SADDLV: Signed Add Long across Vector.
SADDW, SADDW2: Signed Add Wide.
SCVTF (scalar, fixed-point): Signed fixed-point Convert to Floating-point
(scalar).
SCVTF (scalar, integer): Signed integer Convert to Floating-point
(scalar).
SCVTF (vector, fixed-point): Signed fixed-point Convert to Floating-point
(vector).
SCVTF (vector, integer): Signed integer Convert to Floating-point
(vector).
SDOT (by element): Dot Product signed arithmetic (vector, by element).
SDOT (vector): Dot Product signed arithmetic (vector).
SHA1C: SHA1 hash update (choose).
SHA1H: SHA1 fixed rotate.
SHA1M: SHA1 hash update (majority).
SHA1P: SHA1 hash update (parity).
SHA1SU0: SHA1 schedule update 0.
SHA1SU1: SHA1 schedule update 1.
SHA256H: SHA256 hash update (part 1).
SHA256H2: SHA256 hash update (part 2).
SHA256SU0: SHA256 schedule update 0.
SHA256SU1: SHA256 schedule update 1.
SHA512H: SHA512 Hash update part 1.
SHA512H2: SHA512 Hash update part 2.
SHA512SU0: SHA512 Schedule Update 0.
SHA512SU1: SHA512 Schedule Update 1.
SHADD: Signed Halving Add.
SHL: Shift Left (immediate).
```

```
SHLL, SHLL2: Shift Left Long (by element size).
SHRN, SHRN2: Shift Right Narrow (immediate).
SHSUB: Signed Halving Subtract.
SLI: Shift Left and Insert (immediate).
SM3PARTW1: SM3PARTW1.
SM3PARTW2: SM3PARTW2.
<u>SM3SS1</u>: SM3SS1.
SM3TT1A: SM3TT1A.
SM3TT1B: SM3TT1B.
SM3TT2A: SM3TT2A.
SM3TT2B: SM3TT2B.
SM4E: SM4 Encode.
SM4EKEY: SM4 Key.
SMAX: Signed Maximum (vector).
SMAXP: Signed Maximum Pairwise.
SMAXV: Signed Maximum across Vector.
SMIN: Signed Minimum (vector).
SMINP: Signed Minimum Pairwise.
SMINV: Signed Minimum across Vector.
SMLAL, SMLAL2 (by element): Signed Multiply-Add Long (vector, by
element).
SMLAL, SMLAL2 (vector): Signed Multiply-Add Long (vector).
SMLSL, SMLSL2 (by element): Signed Multiply-Subtract Long (vector,
by element).
SMLSL, SMLSL2 (vector): Signed Multiply-Subtract Long (vector).
SMMLA (vector): Signed 8-bit integer matrix multiply-accumulate
(vector).
SMOV: Signed Move vector element to general-purpose register.
SMULL, SMULL2 (by element): Signed Multiply Long (vector, by
element).
```

SMULL, SMULL2 (vector): Signed Multiply Long (vector).

**SQABS**: Signed saturating Absolute value.

**SQADD**: Signed saturating Add.

<u>SQDMLAL</u>, <u>SQDMLAL2</u> (by element): Signed saturating Doubling Multiply-Add Long (by element).

<u>SQDMLAL, SQDMLAL2 (vector)</u>: Signed saturating Doubling Multiply-Add Long.

<u>SQDMLSL</u>, <u>SQDMLSL2</u> (<u>by element</u>): Signed saturating Doubling Multiply-Subtract Long (by element).

<u>SQDMLSL</u>, <u>SQDMLSL2</u> (vector): Signed saturating Doubling Multiply-Subtract Long.

<u>SQDMULH (by element)</u>: Signed saturating Doubling Multiply returning High half (by element).

<u>SQDMULH (vector)</u>: Signed saturating Doubling Multiply returning High half.

<u>SQDMULL</u>, <u>SQDMULL2</u> (by element): Signed saturating Doubling Multiply Long (by element).

<u>SQDMULL, SQDMULL2 (vector)</u>: Signed saturating Doubling Multiply Long.

**SONEG:** Signed saturating Negate.

<u>SQRDMLAH</u> (by element): Signed Saturating Rounding Doubling Multiply Accumulate returning High Half (by element).

<u>SQRDMLAH (vector)</u>: Signed Saturating Rounding Doubling Multiply Accumulate returning High Half (vector).

<u>SQRDMLSH</u> (by element): Signed Saturating Rounding Doubling Multiply Subtract returning High Half (by element).

<u>SQRDMLSH</u> (vector): Signed Saturating Rounding Doubling Multiply Subtract returning High Half (vector).

<u>SQRDMULH</u> (by element): Signed saturating Rounding Doubling Multiply returning High half (by element).

<u>SQRDMULH (vector)</u>: Signed saturating Rounding Doubling Multiply returning High half.

**SQRSHL**: Signed saturating Rounding Shift Left (register).

<u>SQRSHRN</u>, <u>SQRSHRN2</u>: Signed saturating Rounded Shift Right Narrow (immediate).

<u>SQRSHRUN</u>, <u>SQRSHRUN2</u>: Signed saturating Rounded Shift Right Unsigned Narrow (immediate).

SQSHL (immediate): Signed saturating Shift Left (immediate).

**SQSHL** (register): Signed saturating Shift Left (register).

**SQSHLU**: Signed saturating Shift Left Unsigned (immediate).

SQSHRN, SQSHRN2: Signed saturating Shift Right Narrow (immediate).

<u>SQSHRUN</u>, <u>SQSHRUN2</u>: Signed saturating Shift Right Unsigned Narrow (immediate).

**SQSUB**: Signed saturating Subtract.

SQXTN, SQXTN2: Signed saturating extract Narrow.

<u>SQXTUN</u>, <u>SQXTUN2</u>: Signed saturating extract Unsigned Narrow.

**SRHADD**: Signed Rounding Halving Add.

SRI: Shift Right and Insert (immediate).

**SRSHL**: Signed Rounding Shift Left (register).

**SRSHR**: Signed Rounding Shift Right (immediate).

**SRSRA**: Signed Rounding Shift Right and Accumulate (immediate).

<u>SSHL</u>: Signed Shift Left (register).

SSHLL, SSHLL2: Signed Shift Left Long (immediate).

**SSHR**: Signed Shift Right (immediate).

SSRA: Signed Shift Right and Accumulate (immediate).

SSUBL, SSUBL2: Signed Subtract Long.

SSUBW, SSUBW2: Signed Subtract Wide.

<u>ST1 (multiple structures)</u>: Store multiple single-element structures from one, two, three, or four registers.

<u>ST1 (single structure)</u>: Store a single-element structure from one lane of one register.

<u>ST2 (multiple structures)</u>: Store multiple 2-element structures from two registers.

<u>ST2 (single structure)</u>: Store single 2-element structure from one lane of two registers.

<u>ST3 (multiple structures)</u>: Store multiple 3-element structures from three registers.

<u>ST3 (single structure)</u>: Store single 3-element structure from one lane of three registers.

<u>ST4 (multiple structures)</u>: Store multiple 4-element structures from four registers.

<u>ST4 (single structure)</u>: Store single 4-element structure from one lane of four registers.

<u>STL1 (SIMD&FP)</u>: Store-Release a single-element structure from one lane of one register.

<u>STLUR (SIMD&FP)</u>: Store-Release SIMD&FP Register (unscaled offset).

<u>STNP (SIMD&FP)</u>: Store Pair of SIMD&FP registers, with Non-temporal hint.

STP (SIMD&FP): Store Pair of SIMD&FP registers.

<u>STR (immediate, SIMD&FP)</u>: Store SIMD&FP register (immediate offset).

STR (register, SIMD&FP): Store SIMD&FP register (register offset).

STUR (SIMD&FP): Store SIMD&FP register (unscaled offset).

**SUB** (vector): Subtract (vector).

**SUBHN**, **SUBHN2**: Subtract returning High Narrow.

<u>SUDOT (by element)</u>: Dot product with signed and unsigned integers (vector, by element).

<u>SUQADD</u>: Signed saturating Accumulate of Unsigned value.

SXTL, SXTL2: Signed extend Long: an alias of SSHLL, SSHLL2.

TBL: Table vector Lookup.

<u>TBX</u>: Table vector lookup extension.

<u>TRN1</u>: Transpose vectors (primary).

<u>TRN2</u>: Transpose vectors (secondary).

<u>UABA</u>: Unsigned Absolute difference and Accumulate.

<u>UABAL</u>, <u>UABAL2</u>: Unsigned Absolute difference and Accumulate Long.

<u>UABD</u>: Unsigned Absolute Difference (vector).

<u>UABDL</u>, <u>UABDL2</u>: Unsigned Absolute Difference Long.

**UADALP**: Unsigned Add and Accumulate Long Pairwise.

UADDL, UADDL2: Unsigned Add Long (vector).

<u>UADDLP</u>: Unsigned Add Long Pairwise.

<u>UADDLV</u>: Unsigned sum Long across Vector.

<u>UADDW</u>, <u>UADDW2</u>: Unsigned Add Wide.

<u>UCVTF (scalar, fixed-point)</u>: Unsigned fixed-point Convert to Floating-point (scalar).

<u>UCVTF</u> (scalar, integer): Unsigned integer Convert to Floating-point (scalar).

<u>UCVTF</u> (<u>vector</u>, <u>fixed-point</u>): Unsigned fixed-point Convert to Floating-point (vector).

<u>UCVTF (vector, integer)</u>: Unsigned integer Convert to Floating-point (vector).

<u>UDOT</u> (by element): Dot Product unsigned arithmetic (vector, by element).

<u>UDOT (vector)</u>: Dot Product unsigned arithmetic (vector).

**UHADD**: Unsigned Halving Add.

**<u>UHSUB</u>**: Unsigned Halving Subtract.

UMAX: Unsigned Maximum (vector).

**UMAXP**: Unsigned Maximum Pairwise.

UMAXV: Unsigned Maximum across Vector.

UMIN: Unsigned Minimum (vector).

<u>UMINP</u>: Unsigned Minimum Pairwise.

**UMINV**: Unsigned Minimum across Vector.

<u>UMLAL, UMLAL2</u> (by element): Unsigned Multiply-Add Long (vector, by element).

UMLAL, UMLAL2 (vector): Unsigned Multiply-Add Long (vector).

<u>UMLSL</u>, <u>UMLSL2</u> (by element): Unsigned Multiply-Subtract Long (vector, by element).

UMLSL, UMLSL2 (vector): Unsigned Multiply-Subtract Long (vector).

<u>UMMLA (vector)</u>: Unsigned 8-bit integer matrix multiply-accumulate (vector).

<u>UMOV</u>: Unsigned Move vector element to general-purpose register.

<u>UMULL, UMULL2</u> (by element): Unsigned Multiply Long (vector, by element).

<u>UMULL, UMULL2 (vector)</u>: Unsigned Multiply long (vector).

**UQADD**: Unsigned saturating Add.

<u>UQRSHL</u>: Unsigned saturating Rounding Shift Left (register).

<u>UQRSHRN</u>, <u>UQRSHRN2</u>: Unsigned saturating Rounded Shift Right Narrow (immediate).

<u>UQSHL (immediate)</u>: Unsigned saturating Shift Left (immediate).

<u>UQSHL</u> (register): Unsigned saturating Shift Left (register).

<u>UQSHRN</u>, <u>UQSHRN2</u>: Unsigned saturating Shift Right Narrow (immediate).

**UQSUB**: Unsigned saturating Subtract.

<u>UQXTN</u>, <u>UQXTN2</u>: Unsigned saturating extract Narrow.

<u>URECPE</u>: Unsigned Reciprocal Estimate.

**URHADD**: Unsigned Rounding Halving Add.

**URSHL**: Unsigned Rounding Shift Left (register).

**URSHR**: Unsigned Rounding Shift Right (immediate).

**URSORTE**: Unsigned Reciprocal Square Root Estimate.

<u>URSRA</u>: Unsigned Rounding Shift Right and Accumulate (immediate).

<u>USDOT</u> (by element): Dot Product with unsigned and signed integers (vector, by element).

<u>USDOT (vector)</u>: Dot Product with unsigned and signed integers (vector).

**USHL**: Unsigned Shift Left (register).

<u>USHLL</u>, <u>USHLL2</u>: Unsigned Shift Left Long (immediate).

<u>USHR</u>: Unsigned Shift Right (immediate).

<u>USMMLA (vector)</u>: Unsigned and signed 8-bit integer matrix multiply-accumulate (vector).

<u>USQADD</u>: Unsigned saturating Accumulate of Signed value.

<u>USRA</u>: Unsigned Shift Right and Accumulate (immediate).

USUBL, USUBL2: Unsigned Subtract Long.

USUBW, USUBW2: Unsigned Subtract Wide.

<u>UXTL</u>, <u>UXTL2</u>: Unsigned extend Long: an alias of USHLL, USHLL2.

<u>UZP1</u>: Unzip vectors (primary).

<u>UZP2</u>: Unzip vectors (secondary).

XAR: Exclusive-OR and Rotate.

XTN, XTN2: Extract Narrow.

**ZIP1**: Zip vectors (primary).

**ZIP2**: Zip vectors (secondary).

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> Instructions Instructions Instructions Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu