

---

## Index by functional group

Below are indexes for registers with the following main functional groups:

- [ID](#)
- [Memory](#)
- [Other](#)
- [Exception](#)
- [Special](#)
- [PSTATE](#)
- [Cache](#)
- [Address](#)
- [TLB](#)
- [PMU](#)
- [Reset](#)
- [Thread](#)
- [IMP DEF](#)
- [Timer](#)
- [Debug](#)
- [CTI](#)
- [Virt](#)
- [Secure](#)
- [Float](#)
- [Legacy](#)
- [Trace](#)
- [Trace management](#)
- [TRBE](#)
- [GIC](#)
- [GICD](#)
- [GICR](#)
- [GICC](#)
- [GICV](#)
- [GICH](#)
- [GITS](#)
- [BRBE](#)
- [RAS](#)
- [MPAM](#)
- [Pointer authentication](#)
- [AMU](#)
- [Root](#)
- [GIC ITS registers](#)

## In the ID functional group:

Exec state	Name	Description
AArch32	<a href="#">CCSIDR</a>	Current Cache Size ID Register
AArch32	<a href="#">CCSIDR2</a>	Current Cache Size ID Register 2
AArch32	<a href="#">CLIDR</a>	Cache Level ID Register
AArch32	<a href="#">CSSELR</a>	Cache Size Selection Register
AArch32	<a href="#">CTR</a>	Cache Type Register
AArch32	<a href="#">ID_AFR0</a>	Auxiliary Feature Register 0
AArch32	<a href="#">ID_DFR0</a>	Debug Feature Register 0
AArch32	<a href="#">ID_DFR1</a>	Debug Feature Register 1
AArch32	<a href="#">ID_ISAR0</a>	Instruction Set Attribute Register 0
AArch32	<a href="#">ID_ISAR1</a>	Instruction Set Attribute Register 1
AArch32	<a href="#">ID_ISAR2</a>	Instruction Set Attribute Register 2
AArch32	<a href="#">ID_ISAR3</a>	Instruction Set Attribute Register 3
AArch32	<a href="#">ID_ISAR4</a>	Instruction Set Attribute Register 4
AArch32	<a href="#">ID_ISAR5</a>	Instruction Set Attribute Register 5
AArch32	<a href="#">ID_ISAR6</a>	Instruction Set Attribute Register 6
AArch32	<a href="#">ID_MMFR0</a>	Memory Model Feature Register 0
AArch32	<a href="#">ID_MMFR1</a>	Memory Model Feature Register 1
AArch32	<a href="#">ID_MMFR2</a>	Memory Model Feature Register 2
AArch32	<a href="#">ID_MMFR3</a>	Memory Model Feature Register 3
AArch32	<a href="#">ID_MMFR4</a>	Memory Model Feature Register 4
AArch32	<a href="#">ID_MMFR5</a>	Memory Model Feature Register 5
AArch32	<a href="#">ID_PFR0</a>	Processor Feature Register 0
AArch32	<a href="#">ID_PFR1</a>	Processor Feature Register 1
AArch32	<a href="#">ID_PFR2</a>	Processor Feature Register 2
AArch32	<a href="#">MIDR</a>	Main ID Register
AArch32	<a href="#">MPIDR</a>	Multiprocessor Affinity Register
AArch32	<a href="#">REVIDR</a>	Revision ID Register
AArch32	<a href="#">TCMTR</a>	TCM Type Register
AArch32	<a href="#">TLBTR</a>	TLB Type Register

Exec state	Name	Description
AArch64	<a href="#">CCSIDR2_EL1</a>	Current Cache Size ID Register 2
AArch64	<a href="#">CCSIDR_EL1</a>	Current Cache Size ID Register
AArch64	<a href="#">CLIDR_EL1</a>	Cache Level ID Register
AArch64	<a href="#">CSSELR_EL1</a>	Cache Size Selection Register
AArch64	<a href="#">CTR_EL0</a>	Cache Type Register
AArch64	<a href="#">DCZID_EL0</a>	Data Cache Zero ID Register
AArch64	<a href="#">GMID_EL1</a>	Multiple tag transfer ID Register
AArch64	<a href="#">ID_AA64AFR0_EL1</a>	AArch64 Auxiliary Feature Register 0
AArch64	<a href="#">ID_AA64AFR1_EL1</a>	AArch64 Auxiliary Feature Register 1
AArch64	<a href="#">ID_AA64DFR0_EL1</a>	AArch64 Debug Feature Register 0
AArch64	<a href="#">ID_AA64DFR1_EL1</a>	AArch64 Debug Feature Register 1
AArch64	<a href="#">ID_AA64ISAR0_EL1</a>	AArch64 Instruction Set Attribute Register 0
AArch64	<a href="#">ID_AA64ISAR1_EL1</a>	AArch64 Instruction Set Attribute Register 1
AArch64	<a href="#">ID_AA64ISAR2_EL1</a>	AArch64 Instruction Set Attribute Register 2
AArch64	<a href="#">ID_AA64MMFR0_EL1</a>	AArch64 Memory Model Feature Register 0
AArch64	<a href="#">ID_AA64MMFR1_EL1</a>	AArch64 Memory Model Feature Register 1
AArch64	<a href="#">ID_AA64MMFR2_EL1</a>	AArch64 Memory Model Feature Register 2
AArch64	<a href="#">ID_AA64MMFR3_EL1</a>	AArch64 Memory Model Feature Register 3
AArch64	<a href="#">ID_AA64MMFR4_EL1</a>	AArch64 Memory Model Feature Register 4
AArch64	<a href="#">ID_AA64PFR0_EL1</a>	AArch64 Processor Feature Register 0
AArch64	<a href="#">ID_AA64PFR1_EL1</a>	AArch64 Processor Feature Register 1
AArch64	<a href="#">ID_AA64PFR2_EL1</a>	AArch64 Processor Feature Register 2
AArch64	<a href="#">ID_AA64SMFR0_EL1</a>	SME Feature ID Register 0
AArch64	<a href="#">ID_AA64ZFR0_EL1</a>	SVE Feature ID Register 0
AArch64	<a href="#">ID_AFR0_EL1</a>	AArch32 Auxiliary Feature Register 0
AArch64	<a href="#">ID_DFR0_EL1</a>	AArch32 Debug Feature Register 0
AArch64	<a href="#">ID_DFR1_EL1</a>	Debug Feature Register 1

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
AArch64	<a href="#"><u>ID_ISAR0_EL1</u></a>	AArch32 Instruction Set Attribute Register 0
AArch64	<a href="#"><u>ID_ISAR1_EL1</u></a>	AArch32 Instruction Set Attribute Register 1
AArch64	<a href="#"><u>ID_ISAR2_EL1</u></a>	AArch32 Instruction Set Attribute Register 2
AArch64	<a href="#"><u>ID_ISAR3_EL1</u></a>	AArch32 Instruction Set Attribute Register 3
AArch64	<a href="#"><u>ID_ISAR4_EL1</u></a>	AArch32 Instruction Set Attribute Register 4
AArch64	<a href="#"><u>ID_ISAR5_EL1</u></a>	AArch32 Instruction Set Attribute Register 5
AArch64	<a href="#"><u>ID_ISAR6_EL1</u></a>	AArch32 Instruction Set Attribute Register 6
AArch64	<a href="#"><u>ID_MMFR0_EL1</u></a>	AArch32 Memory Model Feature Register 0
AArch64	<a href="#"><u>ID_MMFR1_EL1</u></a>	AArch32 Memory Model Feature Register 1
AArch64	<a href="#"><u>ID_MMFR2_EL1</u></a>	AArch32 Memory Model Feature Register 2
AArch64	<a href="#"><u>ID_MMFR3_EL1</u></a>	AArch32 Memory Model Feature Register 3
AArch64	<a href="#"><u>ID_MMFR4_EL1</u></a>	AArch32 Memory Model Feature Register 4
AArch64	<a href="#"><u>ID_MMFR5_EL1</u></a>	AArch32 Memory Model Feature Register 5
AArch64	<a href="#"><u>ID_PFR0_EL1</u></a>	AArch32 Processor Feature Register 0
AArch64	<a href="#"><u>ID_PFR1_EL1</u></a>	AArch32 Processor Feature Register 1
AArch64	<a href="#"><u>ID_PFR2_EL1</u></a>	AArch32 Processor Feature Register 2
AArch64	<a href="#"><u>MIDR_EL1</u></a>	Main ID Register
AArch64	<a href="#"><u>MPAMIDR_EL1</u></a>	MPAM ID Register (EL1)
AArch64	<a href="#"><u>MPIDR_EL1</u></a>	Multiprocessor Affinity Register
AArch64	<a href="#"><u>REVIDR_EL1</u></a>	Revision ID Register
AArch64	<a href="#"><u>SMIDR_EL1</u></a>	Streaming Mode Identification Register
External	<a href="#"><u>EDAA32PFR</u></a>	External Debug Auxiliary Processor Feature Register
External	<a href="#"><u>EDDFR</u></a>	External Debug Feature Register
External	<a href="#"><u>EDPFR</u></a>	External Debug Processor Feature Register
External	<a href="#"><u>MIDR_EL1</u></a>	Main ID Register

## In the Memory functional group:

Exec state	Name	Description
AArch32	<a href="#">AMAIRO</a>	Auxiliary Memory Attribute Indirection Register 0
AArch32	<a href="#">AMAIR1</a>	Auxiliary Memory Attribute Indirection Register 1
AArch32	<a href="#">CONTEXTIDR</a>	Context ID Register
AArch32	<a href="#">DACR</a>	Domain Access Control Register
AArch32	<a href="#">HAMAIRO</a>	Hyp Auxiliary Memory Attribute Indirection Register 0
AArch32	<a href="#">HAMAIR1</a>	Hyp Auxiliary Memory Attribute Indirection Register 1
AArch32	<a href="#">HMAIRO</a>	Hyp Memory Attribute Indirection Register 0
AArch32	<a href="#">HMAIR1</a>	Hyp Memory Attribute Indirection Register 1
AArch32	<a href="#">HTCR</a>	Hyp Translation Control Register
AArch32	<a href="#">HTTBR</a>	Hyp Translation Table Base Register
AArch32	<a href="#">MAIRO</a>	Memory Attribute Indirection Register 0
AArch32	<a href="#">MAIR1</a>	Memory Attribute Indirection Register 1
AArch32	<a href="#">NMRR</a>	Normal Memory Remap Register
AArch32	<a href="#">PRRR</a>	Primary Region Remap Register
AArch32	<a href="#">TTBCR</a>	Translation Table Base Control Register
AArch32	<a href="#">TTBCR2</a>	Translation Table Base Control Register 2
AArch32	<a href="#">TTBR0</a>	Translation Table Base Register 0
AArch32	<a href="#">TTBR1</a>	Translation Table Base Register 1
AArch32	<a href="#">VTCR</a>	Virtualization Translation Control Register
AArch32	<a href="#">VTTBR</a>	Virtualization Translation Table Base Register
AArch64	<a href="#">AMAIR2_EL1</a>	Extended Auxiliary Memory Attribute Indirection Register (EL1)
AArch64	<a href="#">AMAIR2_EL2</a>	Extended Auxiliary Memory Attribute Indirection Register (EL2)
AArch64	<a href="#">AMAIR2_EL3</a>	Extended Auxiliary Memory Attribute Indirection Register (EL3)
AArch64	<a href="#">AMAIR_EL1</a>	Auxiliary Memory Attribute Indirection Register (EL1)
AArch64	<a href="#">AMAIR_EL2</a>	Auxiliary Memory Attribute Indirection Register (EL2)

Exec state	Name	Description
AArch64	<a href="#">AMAIR_EL3</a>	Auxiliary Memory Attribute Indirection Register (EL3)
AArch64	<a href="#">CONTEXTIDR_EL1</a>	Context ID Register (EL1)
AArch64	<a href="#">CONTEXTIDR_EL2</a>	Context ID Register (EL2)
AArch64	<a href="#">DACR32_EL2</a>	Domain Access Control Register
AArch64	<a href="#">GPCCR_EL3</a>	Granule Protection Check Control Register (EL3)
AArch64	<a href="#">GPTBR_EL3</a>	Granule Protection Table Base Register
AArch64	<a href="#">LORC_EL1</a>	LORegion Control (EL1)
AArch64	<a href="#">LOREA_EL1</a>	LORegion End Address (EL1)
AArch64	<a href="#">LORID_EL1</a>	LORegionID (EL1)
AArch64	<a href="#">LORN_EL1</a>	LORegion Number (EL1)
AArch64	<a href="#">LORSA_EL1</a>	LORegion Start Address (EL1)
AArch64	<a href="#">MAIR2_EL1</a>	Extended Memory Attribute Indirection Register (EL1)
AArch64	<a href="#">MAIR2_EL2</a>	Extended Memory Attribute Indirection Register (EL2)
AArch64	<a href="#">MAIR2_EL3</a>	Extended Memory Attribute Indirection Register (EL3)
AArch64	<a href="#">MAIR_EL1</a>	Memory Attribute Indirection Register (EL1)
AArch64	<a href="#">MAIR_EL2</a>	Memory Attribute Indirection Register (EL2)
AArch64	<a href="#">MAIR_EL3</a>	Memory Attribute Indirection Register (EL3)
AArch64	<a href="#">PIRE0_EL1</a>	Permission Indirection Register 0 (EL1)
AArch64	<a href="#">PIRE0_EL2</a>	Permission Indirection Register 0 (EL2)
AArch64	<a href="#">PIR_EL1</a>	Permission Indirection Register 1 (EL1)
AArch64	<a href="#">PIR_EL2</a>	Permission Indirection Register 2 (EL2)
AArch64	<a href="#">PIR_EL3</a>	Permission Indirection Register 3 (EL3)
AArch64	<a href="#">POR_EL0</a>	Permission Overlay Register 0 (EL0)
AArch64	<a href="#">POR_EL1</a>	Permission Overlay Register 1 (EL1)
AArch64	<a href="#">POR_EL2</a>	Permission Overlay Register 2 (EL2)
AArch64	<a href="#">POR_EL3</a>	Permission Overlay Register 3 (EL3)

Exec state	Name	Description
AArch64	<a href="#">RCWMASK_EL1</a>	Read Check Write Instruction Mask (EL1)
AArch64	<a href="#">RCWSMASK_EL1</a>	Software Read Check Write Instruction Mask (EL1)
AArch64	<a href="#">S2PIR_EL2</a>	Stage 2 Permission Indirection Register (EL2)
AArch64	<a href="#">S2POR_EL1</a>	Stage 2 Permission Overlay Register (EL1)
AArch64	<a href="#">TCR2_EL1</a>	Extended Translation Control Register (EL1)
AArch64	<a href="#">TCR2_EL2</a>	Extended Translation Control Register (EL2)
AArch64	<a href="#">TCR_EL1</a>	Translation Control Register (EL1)
AArch64	<a href="#">TCR_EL2</a>	Translation Control Register (EL2)
AArch64	<a href="#">TCR_EL3</a>	Translation Control Register (EL3)
AArch64	<a href="#">TTBR0_EL1</a>	Translation Table Base Register 0 (EL1)
AArch64	<a href="#">TTBR0_EL2</a>	Translation Table Base Register 0 (EL2)
AArch64	<a href="#">TTBR0_EL3</a>	Translation Table Base Register 0 (EL3)
AArch64	<a href="#">TTBR1_EL1</a>	Translation Table Base Register 1 (EL1)
AArch64	<a href="#">TTBR1_EL2</a>	Translation Table Base Register 1 (EL2)
AArch64	<a href="#">VTCR_EL2</a>	Virtualization Translation Control Register
AArch64	<a href="#">VTTBR_EL2</a>	Virtualization Translation Table Base Register

### In the Other functional group:

Exec state	Name	Description
AArch32	<a href="#">CPACR</a>	Architectural Feature Access Control Register
AArch32	<a href="#">SCTLR</a>	System Control Register
AArch64	<a href="#">CPACR_EL1</a>	Architectural Feature Access Control Register
AArch64	<a href="#">SCTLR2_EL1</a>	System Control Register (EL1)
AArch64	<a href="#">SCTLR2_EL3</a>	System Control Register (EL3)
AArch64	<a href="#">SCTLR_EL1</a>	System Control Register (EL1)
AArch64	<a href="#">SCTLR_EL3</a>	System Control Register (EL3)
AArch64	<a href="#">SMCR_EL1</a>	SME Control Register (EL1)
AArch64	<a href="#">SMCR_EL2</a>	SME Control Register (EL2)

Exec state	Name	Description
AArch64	<a href="#">SMCR_EL3</a>	SME Control Register (EL3)
AArch64	<a href="#">SMPRIMAP_EL2</a>	Streaming Mode Priority Mapping Register
AArch64	<a href="#">SMPRI_EL1</a>	Streaming Mode Priority Register
AArch64	<a href="#">ZCR_EL1</a>	SVE Control Register (EL1)
AArch64	<a href="#">ZCR_EL2</a>	SVE Control Register (EL2)
AArch64	<a href="#">ZCR_EL3</a>	SVE Control Register (EL3)

## In the Exception functional group:

Exec state	Name	Description
AArch32	<a href="#">ADFSR</a>	Auxiliary Data Fault Status Register
AArch32	<a href="#">AIFSR</a>	Auxiliary Instruction Fault Status Register
AArch32	<a href="#">DFAR</a>	Data Fault Address Register
AArch32	<a href="#">DFSR</a>	Data Fault Status Register
AArch32	<a href="#">HADFSR</a>	Hyp Auxiliary Data Fault Status Register
AArch32	<a href="#">HAIFSR</a>	Hyp Auxiliary Instruction Fault Status Register
AArch32	<a href="#">HDFAR</a>	Hyp Data Fault Address Register
AArch32	<a href="#">HIFAR</a>	Hyp Instruction Fault Address Register
AArch32	<a href="#">HPFAR</a>	Hyp IPA Fault Address Register
AArch32	<a href="#">HSR</a>	Hyp Syndrome Register
AArch32	<a href="#">HVBAR</a>	Hyp Vector Base Address Register
AArch32	<a href="#">IFAR</a>	Instruction Fault Address Register
AArch32	<a href="#">IFSR</a>	Instruction Fault Status Register
AArch32	<a href="#">ISR</a>	Interrupt Status Register
AArch32	<a href="#">MVBAR</a>	Monitor Vector Base Address Register
AArch32	<a href="#">VBAR</a>	Vector Base Address Register
AArch64	<a href="#">AFSR0_EL1</a>	Auxiliary Fault Status Register 0 (EL1)
AArch64	<a href="#">AFSR0_EL2</a>	Auxiliary Fault Status Register 0 (EL2)
AArch64	<a href="#">AFSR0_EL3</a>	Auxiliary Fault Status Register 0 (EL3)
AArch64	<a href="#">AFSR1_EL1</a>	Auxiliary Fault Status Register 1 (EL1)
AArch64	<a href="#">AFSR1_EL2</a>	Auxiliary Fault Status Register 1 (EL2)
AArch64	<a href="#">AFSR1_EL3</a>	Auxiliary Fault Status Register 1 (EL3)
AArch64	<a href="#">ESR_EL1</a>	Exception Syndrome Register (EL1)
AArch64	<a href="#">ESR_EL2</a>	Exception Syndrome Register (EL2)
AArch64	<a href="#">ESR_EL3</a>	Exception Syndrome Register (EL3)
AArch64	<a href="#">FAR_EL1</a>	Fault Address Register (EL1)
AArch64	<a href="#">FAR_EL2</a>	Fault Address Register (EL2)
AArch64	<a href="#">FAR_EL3</a>	Fault Address Register (EL3)
AArch64	<a href="#">HPFAR_EL2</a>	Hypervisor IPA Fault Address Register
AArch64	<a href="#">IFSR32_EL2</a>	Instruction Fault Status Register (EL2)



Exec state	Name	Description
AArch64	<a href="#">ISR_EL1</a>	Interrupt Status Register
AArch64	<a href="#">VBAR_EL1</a>	Vector Base Address Register (EL1)
AArch64	<a href="#">VBAR_EL2</a>	Vector Base Address Register (EL2)
AArch64	<a href="#">VBAR_EL3</a>	Vector Base Address Register (EL3)

### In the Special functional group:

Exec state	Name	Description
AArch32	<a href="#">DLR</a>	Debug Link Register
AArch32	<a href="#">DPSR</a>	Debug Saved Program Status Register
AArch32	<a href="#">ELR_hyp</a>	Exception Link Register (Hyp mode)
AArch32	<a href="#">SPSR</a>	Saved Program Status Register
AArch32	<a href="#">SPSR_abt</a>	Saved Program Status Register (Abort mode)
AArch32	<a href="#">SPSR_fiq</a>	Saved Program Status Register (FIQ mode)
AArch32	<a href="#">SPSR_hyp</a>	Saved Program Status Register (Hyp mode)
AArch32	<a href="#">SPSR_irq</a>	Saved Program Status Register (IRQ mode)
AArch32	<a href="#">SPSR_mon</a>	Saved Program Status Register (Monitor mode)
AArch32	<a href="#">SPSR_svc</a>	Saved Program Status Register (Supervisor mode)
AArch32	<a href="#">SPSR_und</a>	Saved Program Status Register (Undefined mode)
AArch64	<a href="#">ELR_EL1</a>	Exception Link Register (EL1)
AArch64	<a href="#">ELR_EL2</a>	Exception Link Register (EL2)
AArch64	<a href="#">ELR_EL3</a>	Exception Link Register (EL3)
AArch64	<a href="#">SPSR_EL1</a>	Saved Program Status Register (EL1)
AArch64	<a href="#">SPSR_EL2</a>	Saved Program Status Register (EL2)
AArch64	<a href="#">SPSR_EL3</a>	Saved Program Status Register (EL3)
AArch64	<a href="#">SPSR_abt</a>	Saved Program Status Register (Abort mode)
AArch64	<a href="#">SPSR_fiq</a>	Saved Program Status Register (FIQ mode)
AArch64	<a href="#">SPSR_irq</a>	Saved Program Status Register (IRQ mode)
AArch64	<a href="#">SPSR_und</a>	Saved Program Status Register (Undefined mode)
AArch64	<a href="#">SP_EL0</a>	Stack Pointer (EL0)
AArch64	<a href="#">SP_EL1</a>	Stack Pointer (EL1)
AArch64	<a href="#">SP_EL2</a>	Stack Pointer (EL2)
AArch64	<a href="#">SP_EL3</a>	Stack Pointer (EL3)

## In the PSTATE functional group:

Exec state	Name	Description
AArch32	<a href="#">APSR</a>	Application Program Status Register
AArch32	<a href="#">CPSR</a>	Current Program Status Register
AArch64	<a href="#">ALLINT</a>	All Interrupt Mask Bit
AArch64	<a href="#">CurrentEL</a>	Current Exception Level
AArch64	<a href="#">DAIF</a>	Interrupt Mask Bits
AArch64	<a href="#">DIT</a>	Data Independent Timing
AArch64	<a href="#">NZCV</a>	Condition Flags
AArch64	<a href="#">PAN</a>	Privileged Access Never
AArch64	<a href="#">PM</a>	PMU Exception Mask
AArch64	<a href="#">SPSel</a>	Stack Pointer Select
AArch64	<a href="#">SSBS</a>	Speculative Store Bypass Safe
AArch64	<a href="#">SVCR</a>	Streaming Vector Control Register
AArch64	<a href="#">TCO</a>	Tag Check Override
AArch64	<a href="#">UAO</a>	User Access Override

## In the Cache functional group:

Exec state	Name	Description
AArch32	<a href="#">BPIALL</a>	Branch Predictor Invalidate All
AArch32	<a href="#">BPIALLIS</a>	Branch Predictor Invalidate All, Inner Shareable
AArch32	<a href="#">BPIMVA</a>	Branch Predictor Invalidate by VA
AArch32	<a href="#">DCCIMVAC</a>	Data Cache line Clean and Invalidate by VA to PoC
AArch32	<a href="#">DCCISW</a>	Data Cache line Clean and Invalidate by Set/Way
AArch32	<a href="#">DCCMVAC</a>	Data Cache line Clean by VA to PoC
AArch32	<a href="#">DCCMVAU</a>	Data Cache line Clean by VA to PoU
AArch32	<a href="#">DCCSW</a>	Data Cache line Clean by Set/Way
AArch32	<a href="#">DCIMVAC</a>	Data Cache line Invalidate by VA to PoC
AArch32	<a href="#">DCISW</a>	Data Cache line Invalidate by Set/Way
AArch32	<a href="#">ICIALLU</a>	Instruction Cache Invalidate All to PoU
AArch32	<a href="#">ICIALLUIS</a>	Instruction Cache Invalidate All to PoU, Inner Shareable
AArch32	<a href="#">ICIMVAU</a>	Instruction Cache line Invalidate by VA to PoU
AArch64	<a href="#">DC CGDSW</a>	Clean of Data and Allocation Tags by Set/Way
AArch64	<a href="#">DC CGDVAC</a>	Clean of Data and Allocation Tags by VA to PoC
AArch64	<a href="#">DC CGDVADP</a>	Clean of Data and Allocation Tags by VA to PoDP

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
AArch64	<a href="#"><u>DC CGDVAP</u></a>	Clean of Data and Allocation Tags by VA to PoP
AArch64	<a href="#"><u>DC CGSW</u></a>	Clean of Allocation Tags by Set/Way
AArch64	<a href="#"><u>DC CGVAC</u></a>	Clean of Allocation Tags by VA to PoC
AArch64	<a href="#"><u>DC CGVADP</u></a>	Clean of Allocation Tags by VA to PoDP
AArch64	<a href="#"><u>DC CGVAP</u></a>	Clean of Allocation Tags by VA to PoP
AArch64	<a href="#"><u>DC CIGDPAE</u></a>	Clean and invalidate of data and allocation tags by PA to PoE
AArch64	<a href="#"><u>DC CIGDPAPA</u></a>	Clean and Invalidate of Data and Allocation Tags by PA to PoPA
AArch64	<a href="#"><u>DC CIGDSW</u></a>	Clean and Invalidate of Data and Allocation Tags by Set/Way
AArch64	<a href="#"><u>DC CIGDVAC</u></a>	Clean and Invalidate of Data and Allocation Tags by VA to PoC
AArch64	<a href="#"><u>DC CIGSW</u></a>	Clean and Invalidate of Allocation Tags by Set/Way
AArch64	<a href="#"><u>DC CIGVAC</u></a>	Clean and Invalidate of Allocation Tags by VA to PoC
AArch64	<a href="#"><u>DC CIPAE</u></a>	Data or unified Cache line Clean and Invalidate by PA to PoE
AArch64	<a href="#"><u>DC CIPAPA</u></a>	Data or unified Cache line Clean and Invalidate by PA to PoPA
AArch64	<a href="#"><u>DC CISW</u></a>	Data or unified Cache line Clean and Invalidate by Set/Way
AArch64	<a href="#"><u>DC CIVAC</u></a>	Data or unified Cache line Clean and Invalidate by VA to PoC
AArch64	<a href="#"><u>DC CSW</u></a>	Data or unified Cache line Clean by Set/Way
AArch64	<a href="#"><u>DC CVAC</u></a>	Data or unified Cache line Clean by VA to PoC
AArch64	<a href="#"><u>DC CVADP</u></a>	Data or unified Cache line Clean by VA to PoDP
AArch64	<a href="#"><u>DC CVAP</u></a>	Data or unified Cache line Clean by VA to PoP
AArch64	<a href="#"><u>DC CVAU</u></a>	Data or unified Cache line Clean by VA to PoU
AArch64	<a href="#"><u>DC GVA</u></a>	Data Cache set Allocation Tag by VA
AArch64	<a href="#"><u>DC GZVA</u></a>	Data Cache set Allocation Tags and Zero by VA
AArch64	<a href="#"><u>DC IGDSW</u></a>	Invalidate of Data and Allocation Tags by Set/Way
AArch64	<a href="#"><u>DC IGDVAC</u></a>	Invalidate of Data and Allocation Tags by VA to PoC
AArch64	<a href="#"><u>DC IGSW</u></a>	Invalidate of Allocation Tags by Set/Way

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
AArch64	<a href="#"><u>DC IGVAC</u></a>	Invalidate of Allocation Tags by VA to PoC
AArch64	<a href="#"><u>DC ISW</u></a>	Data or unified Cache line Invalidate by Set/Way
AArch64	<a href="#"><u>DC IVAC</u></a>	Data or unified Cache line Invalidate by VA to PoC
AArch64	<a href="#"><u>DC ZVA</u></a>	Data Cache Zero by VA
AArch64	<a href="#"><u>IC IALLU</u></a>	Instruction Cache Invalidate All to PoU
AArch64	<a href="#"><u>IC IALLUIS</u></a>	Instruction Cache Invalidate All to PoU, Inner Shareable
AArch64	<a href="#"><u>IC IVAU</u></a>	Instruction Cache line Invalidate by VA to PoU

### In the Address functional group:

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
AArch32	<a href="#"><u>ATS12NSOPR</u></a>	Address Translate Stages 1 and 2 Non-secure Only PL1 Read
AArch32	<a href="#"><u>ATS12NSOPW</u></a>	Address Translate Stages 1 and 2 Non-secure Only PL1 Write
AArch32	<a href="#"><u>ATS12NSOUR</u></a>	Address Translate Stages 1 and 2 Non-secure Only Unprivileged Read
AArch32	<a href="#"><u>ATS12NSOUW</u></a>	Address Translate Stages 1 and 2 Non-secure Only Unprivileged Write
AArch32	<a href="#"><u>ATS1CPR</u></a>	Address Translate Stage 1 Current state PL1 Read
AArch32	<a href="#"><u>ATS1CPRP</u></a>	Address Translate Stage 1 Current state PL1 Read PAN
AArch32	<a href="#"><u>ATS1CPW</u></a>	Address Translate Stage 1 Current state PL1 Write
AArch32	<a href="#"><u>ATS1CPWP</u></a>	Address Translate Stage 1 Current state PL1 Write PAN
AArch32	<a href="#"><u>ATS1CUR</u></a>	Address Translate Stage 1 Current state Unprivileged Read
AArch32	<a href="#"><u>ATS1CUW</u></a>	Address Translate Stage 1 Current state Unprivileged Write
AArch32	<a href="#"><u>ATS1HR</u></a>	Address Translate Stage 1 Hyp mode Read
AArch32	<a href="#"><u>ATS1HW</u></a>	Address Translate Stage 1 Hyp mode Write
AArch32	<a href="#"><u>PAR</u></a>	Physical Address Register
AArch64	<a href="#"><u>AT S12E0R</u></a>	Address Translate Stages 1 and 2 EL0 Read
AArch64	<a href="#"><u>AT S12E0W</u></a>	Address Translate Stages 1 and 2 EL0 Write

Exec state	Name	Description
AArch64	<a href="#">AT S12E1R</a>	Address Translate Stages 1 and 2 EL1 Read
AArch64	<a href="#">AT S12E1W</a>	Address Translate Stages 1 and 2 EL1 Write
AArch64	<a href="#">AT S1E0R</a>	Address Translate Stage 1 EL0 Read
AArch64	<a href="#">AT S1E0W</a>	Address Translate Stage 1 EL0 Write
AArch64	<a href="#">AT S1E1R</a>	Address Translate Stage 1 EL1 Read
AArch64	<a href="#">AT S1E1RP</a>	Address Translate Stage 1 EL1 Read PAN
AArch64	<a href="#">AT S1E1W</a>	Address Translate Stage 1 EL1 Write
AArch64	<a href="#">AT S1E1WP</a>	Address Translate Stage 1 EL1 Write PAN
AArch64	<a href="#">AT S1E2R</a>	Address Translate Stage 1 EL2 Read
AArch64	<a href="#">AT S1E2W</a>	Address Translate Stage 1 EL2 Write
AArch64	<a href="#">AT S1E3R</a>	Address Translate Stage 1 EL3 Read
AArch64	<a href="#">AT S1E3W</a>	Address Translate Stage 1 EL3 Write
AArch64	<a href="#">PAR_EL1</a>	Physical Address Register

### In the TLB functional group:

Exec state	Name	Description
AArch32	<a href="#">CFPRCTX</a>	Control Flow Prediction Restriction by Context
AArch32	<a href="#">COSPRCTX</a>	Clear Other Speculative Restriction by Context
AArch32	<a href="#">CPPRCTX</a>	Cache Prefetch Prediction Restriction by Context
AArch32	<a href="#">DTLBIALL</a>	Data TLB Invalidate All
AArch32	<a href="#">DTLBIASID</a>	Data TLB Invalidate by ASID match
AArch32	<a href="#">DTLBIMVA</a>	Data TLB Invalidate by VA
AArch32	<a href="#">DVPRCTX</a>	Data Value Prediction Restriction by Context
AArch32	<a href="#">ITLBIALL</a>	Instruction TLB Invalidate All
AArch32	<a href="#">ITLBIASID</a>	Instruction TLB Invalidate by ASID match
AArch32	<a href="#">ITLBIMVA</a>	Instruction TLB Invalidate by VA
AArch32	<a href="#">TLBIALL</a>	TLB Invalidate All
AArch32	<a href="#">TLBIALLH</a>	TLB Invalidate All, Hyp mode
AArch32	<a href="#">TLBIALLHIS</a>	TLB Invalidate All, Hyp mode, Inner Shareable

Exec state	Name	Description
AArch32	<a href="#">TLBIAL LIS</a>	TLB Invalidate All, Inner Shareable
AArch32	<a href="#">TLBIAL LNSNH</a>	TLB Invalidate All, Non-Secure Non-Hyp
AArch32	<a href="#">TLBIAL LNSNHIS</a>	TLB Invalidate All, Non-Secure Non-Hyp, Inner Shareable
AArch32	<a href="#">TLBIASID</a>	TLB Invalidate by ASID match
AArch32	<a href="#">TLBIASIDIS</a>	TLB Invalidate by ASID match, Inner Shareable
AArch32	<a href="#">TLBIIPAS2</a>	TLB Invalidate by Intermediate Physical Address, Stage 2
AArch32	<a href="#">TLBIIPAS2IS</a>	TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable
AArch32	<a href="#">TLBIIPAS2L</a>	TLB Invalidate by Intermediate Physical Address, Stage 2, Last level
AArch32	<a href="#">TLBIIPAS2 LIS</a>	TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable
AArch32	<a href="#">TLBIMVA</a>	TLB Invalidate by VA
AArch32	<a href="#">TLBIMVAA</a>	TLB Invalidate by VA, All ASID
AArch32	<a href="#">TLBIMVAAIS</a>	TLB Invalidate by VA, All ASID, Inner Shareable
AArch32	<a href="#">TLBIMVAA L</a>	TLB Invalidate by VA, All ASID, Last level
AArch32	<a href="#">TLBIMVAA LIS</a>	TLB Invalidate by VA, All ASID, Last level, Inner Shareable
AArch32	<a href="#">TLBIMVAH</a>	TLB Invalidate by VA, Hyp mode
AArch32	<a href="#">TLBIMVAHIS</a>	TLB Invalidate by VA, Hyp mode, Inner Shareable
AArch32	<a href="#">TLBIMVAIS</a>	TLB Invalidate by VA, Inner Shareable
AArch32	<a href="#">TLBIMVA L</a>	TLB Invalidate by VA, Last level
AArch32	<a href="#">TLBIMVA LH</a>	TLB Invalidate by VA, Last level, Hyp mode

Exec state	Name	Description
AArch32	<a href="#">TLBIMVALHIS</a>	TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable
AArch32	<a href="#">TLBIMVALIS</a>	TLB Invalidate by VA, Last level, Inner Shareable
AArch64	<a href="#">TLBI ALLE1, TLBI ALLE1NXS</a>	TLB Invalidate All, EL1
AArch64	<a href="#">TLBI ALLE1IS, TLBI ALLE1ISNXS</a>	TLB Invalidate All, EL1, Inner Shareable
AArch64	<a href="#">TLBI ALLE1OS, TLBI ALLE1OSNXS</a>	TLB Invalidate All, EL1, Outer Shareable
AArch64	<a href="#">TLBI ALLE2, TLBI ALLE2NXS</a>	TLB Invalidate All, EL2
AArch64	<a href="#">TLBI ALLE2IS, TLBI ALLE2ISNXS</a>	TLB Invalidate All, EL2, Inner Shareable
AArch64	<a href="#">TLBI ALLE2OS, TLBI ALLE2OSNXS</a>	TLB Invalidate All, EL2, Outer Shareable
AArch64	<a href="#">TLBI ALLE3, TLBI ALLE3NXS</a>	TLB Invalidate All, EL3
AArch64	<a href="#">TLBI ALLE3IS, TLBI ALLE3ISNXS</a>	TLB Invalidate All, EL3, Inner Shareable
AArch64	<a href="#">TLBI ALLE3OS, TLBI ALLE3OSNXS</a>	TLB Invalidate All, EL3, Outer Shareable
AArch64	<a href="#">TLBI ASIDE1, TLBI ASIDE1NXS</a>	TLB Invalidate by ASID, EL1
AArch64	<a href="#">TLBI ASIDE1IS, TLBI ASIDE1ISNXS</a>	TLB Invalidate by ASID, EL1, Inner Shareable
AArch64	<a href="#">TLBI ASIDE1OS, TLBI ASIDE1OSNXS</a>	TLB Invalidate by ASID, EL1, Outer Shareable
AArch64	<a href="#">TLBI IPAS2E1, TLBI IPAS2E1NXS</a>	TLB Invalidate by Intermediate Physical Address, Stage 2, EL1
AArch64	<a href="#">TLBI IPAS2E1IS, TLBI IPAS2E1ISNXS</a>	TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
AArch64	<a href="#">TLBI IPAS2E1OS, TLBI IPAS2E1OSNXS</a>	TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
AArch64	<a href="#">TLBI IPAS2LE1, TLBI IPAS2LE1NXS</a>	TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1



Exec state	Name	Description
AArch64	<a href="#">TLBI IPAS2LE1IS, TLBI IPAS2LE1ISNXS</a>	TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable
AArch64	<a href="#">TLBI IPAS2LE1OS, TLBI IPAS2LE1OSNXS</a>	TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
AArch64	<a href="#">TLBI PAALL</a>	TLB Invalidate GPT Information by PA, All Entries, Local
AArch64	<a href="#">TLBI PAALLOS</a>	TLB Invalidate GPT Information by PA, All Entries, Outer Shareable
AArch64	<a href="#">TLBI RIPAS2E1, TLBI RIPAS2E1NXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1
AArch64	<a href="#">TLBI RIPAS2E1IS, TLBI RIPAS2E1ISNXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
AArch64	<a href="#">TLBI RIPAS2E1OS, TLBI RIPAS2E1OSNXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
AArch64	<a href="#">TLBI RIPAS2LE1, TLBI RIPAS2LE1NXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1
AArch64	<a href="#">TLBI RIPAS2LE1IS, TLBI RIPAS2LE1ISNXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable
AArch64	<a href="#">TLBI RIPAS2LE1OS, TLBI RIPAS2LE1OSNXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
AArch64	<a href="#">TLBI RPALOS</a>	TLB Range Invalidate GPT Information by PA, Last level, Outer Shareable
AArch64	<a href="#">TLBI RPAOS</a>	TLB Range Invalidate GPT Information by PA, Outer Shareable
AArch64	<a href="#">TLBI RVAAE1, TLBI RVAAE1NXS</a>	TLB Range Invalidate by VA, All ASID, EL1



Exec state	Name	Description
AArch64	<a href="#">TLBI RVAAE1IS, TLBI RVAAE1ISNXS</a>	TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable
AArch64	<a href="#">TLBI RVAAE1OS, TLBI RVAAE1OSNXS</a>	TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable
AArch64	<a href="#">TLBI RVAALE1, TLBI RVAALE1NXS</a>	TLB Range Invalidate by VA, All ASID, Last level, EL1
AArch64	<a href="#">TLBI RVAALE1IS, TLBI RVAALE1ISNXS</a>	TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable
AArch64	<a href="#">TLBI RVAALE1OS, TLBI RVAALE1OSNXS</a>	TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable
AArch64	<a href="#">TLBI RVAE1, TLBI RVAE1NXS</a>	TLB Range Invalidate by VA, EL1
AArch64	<a href="#">TLBI RVAE1IS, TLBI RVAE1ISNXS</a>	TLB Range Invalidate by VA, EL1, Inner Shareable
AArch64	<a href="#">TLBI RVAE1OS, TLBI RVAE1OSNXS</a>	TLB Range Invalidate by VA, EL1, Outer Shareable
AArch64	<a href="#">TLBI RVAE2, TLBI RVAE2NXS</a>	TLB Range Invalidate by VA, EL2
AArch64	<a href="#">TLBI RVAE2IS, TLBI RVAE2ISNXS</a>	TLB Range Invalidate by VA, EL2, Inner Shareable
AArch64	<a href="#">TLBI RVAE2OS, TLBI RVAE2OSNXS</a>	TLB Range Invalidate by VA, EL2, Outer Shareable
AArch64	<a href="#">TLBI RVAE3, TLBI RVAE3NXS</a>	TLB Range Invalidate by VA, EL3
AArch64	<a href="#">TLBI RVAE3IS, TLBI RVAE3ISNXS</a>	TLB Range Invalidate by VA, EL3, Inner Shareable
AArch64	<a href="#">TLBI RVAE3OS, TLBI RVAE3OSNXS</a>	TLB Range Invalidate by VA, EL3, Outer Shareable
AArch64	<a href="#">TLBI RVALE1, TLBI RVALE1NXS</a>	TLB Range Invalidate by VA, Last level, EL1
AArch64	<a href="#">TLBI RVALE1IS, TLBI RVALE1ISNXS</a>	TLB Range Invalidate by VA, Last level, EL1, Inner Shareable
AArch64	<a href="#">TLBI RVALE1OS, TLBI RVALE1OSNXS</a>	TLB Range Invalidate by VA, Last level, EL1, Outer Shareable
AArch64	<a href="#">TLBI RVALE2, TLBI RVALE2NXS</a>	TLB Range Invalidate by VA, Last level, EL2
AArch64	<a href="#">TLBI RVALE2IS, TLBI RVALE2ISNXS</a>	TLB Range Invalidate by VA, Last level, EL2, Inner Shareable

Exec state	Name	Description
AArch64	<a href="#">TLBI RVALE2OS, TLBI RVALE2OSNXS</a>	TLB Range Invalidate by VA, Last level, EL2, Outer Shareable
AArch64	<a href="#">TLBI RVALE3, TLBI RVALE3NXS</a>	TLB Range Invalidate by VA, Last level, EL3
AArch64	<a href="#">TLBI RVALE3IS, TLBI RVALE3ISNXS</a>	TLB Range Invalidate by VA, Last level, EL3, Inner Shareable
AArch64	<a href="#">TLBI RVALE3OS, TLBI RVALE3OSNXS</a>	TLB Range Invalidate by VA, Last level, EL3, Outer Shareable
AArch64	<a href="#">TLBI VAAE1, TLBI VAAE1NXS</a>	TLB Invalidate by VA, All ASID, EL1
AArch64	<a href="#">TLBI VAAE1IS, TLBI VAAE1ISNXS</a>	TLB Invalidate by VA, All ASID, EL1, Inner Shareable
AArch64	<a href="#">TLBI VAAE1OS, TLBI VAAE1OSNXS</a>	TLB Invalidate by VA, All ASID, EL1, Outer Shareable
AArch64	<a href="#">TLBI VAALE1, TLBI VAALE1NXS</a>	TLB Invalidate by VA, All ASID, Last level, EL1
AArch64	<a href="#">TLBI VAALE1IS, TLBI VAALE1ISNXS</a>	TLB Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable
AArch64	<a href="#">TLBI VAALE1OS, TLBI VAALE1OSNXS</a>	TLB Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable
AArch64	<a href="#">TLBI VAE1, TLBI VAE1NXS</a>	TLB Invalidate by VA, EL1
AArch64	<a href="#">TLBI VAE1IS, TLBI VAE1ISNXS</a>	TLB Invalidate by VA, EL1, Inner Shareable
AArch64	<a href="#">TLBI VAE1OS, TLBI VAE1OSNXS</a>	TLB Invalidate by VA, EL1, Outer Shareable
AArch64	<a href="#">TLBI VAE2, TLBI VAE2NXS</a>	TLB Invalidate by VA, EL2
AArch64	<a href="#">TLBI VAE2IS, TLBI VAE2ISNXS</a>	TLB Invalidate by VA, EL2, Inner Shareable
AArch64	<a href="#">TLBI VAE2OS, TLBI VAE2OSNXS</a>	TLB Invalidate by VA, EL2, Outer Shareable
AArch64	<a href="#">TLBI VAE3, TLBI VAE3NXS</a>	TLB Invalidate by VA, EL3
AArch64	<a href="#">TLBI VAE3IS, TLBI VAE3ISNXS</a>	TLB Invalidate by VA, EL3, Inner Shareable
AArch64	<a href="#">TLBI VAE3OS, TLBI VAE3OSNXS</a>	TLB Invalidate by VA, EL3, Outer Shareable
AArch64	<a href="#">TLBI VALE1, TLBI VALE1NXS</a>	TLB Invalidate by VA, Last level, EL1

Exec state	Name	Description
AArch64	<a href="#">TLBI VALE1IS, TLBI VALE1ISNXS</a>	TLB Invalidate by VA, Last level, EL1, Inner Shareable
AArch64	<a href="#">TLBI VALE1OS, TLBI VALE1OSNXS</a>	TLB Invalidate by VA, Last level, EL1, Outer Shareable
AArch64	<a href="#">TLBI VALE2, TLBI VALE2NXS</a>	TLB Invalidate by VA, Last level, EL2
AArch64	<a href="#">TLBI VALE2IS, TLBI VALE2ISNXS</a>	TLB Invalidate by VA, Last level, EL2, Inner Shareable
AArch64	<a href="#">TLBI VALE2OS, TLBI VALE2OSNXS</a>	TLB Invalidate by VA, Last level, EL2, Outer Shareable
AArch64	<a href="#">TLBI VALE3, TLBI VALE3NXS</a>	TLB Invalidate by VA, Last level, EL3
AArch64	<a href="#">TLBI VALE3IS, TLBI VALE3ISNXS</a>	TLB Invalidate by VA, Last level, EL3, Inner Shareable
AArch64	<a href="#">TLBI VALE3OS, TLBI VALE3OSNXS</a>	TLB Invalidate by VA, Last level, EL3, Outer Shareable
AArch64	<a href="#">TLBI VMALLE1, TLBI VMALLE1NXS</a>	TLB Invalidate by VMID, All at stage 1, EL1
AArch64	<a href="#">TLBI VMALLE1IS, TLBI VMALLE1ISNXS</a>	TLB Invalidate by VMID, All at stage 1, EL1, Inner Shareable
AArch64	<a href="#">TLBI VMALLE1OS, TLBI VMALLE1OSNXS</a>	TLB Invalidate by VMID, All at stage 1, EL1, Outer Shareable
AArch64	<a href="#">TLBI VMALLS12E1, TLBI VMALLS12E1NXS</a>	TLB Invalidate by VMID, All at Stage 1 and 2, EL1
AArch64	<a href="#">TLBI VMALLS12E1IS, TLBI VMALLS12E1ISNXS</a>	TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Inner Shareable
AArch64	<a href="#">TLBI VMALLS12E1OS, TLBI VMALLS12E1OSNXS</a>	TLB Invalidate by VMID, All at Stage 1 and 2, EL1, Outer Shareable
AArch64	<a href="#">TLBIP IPAS2E1, TLBIP IPAS2E1NXS</a>	TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1
AArch64	<a href="#">TLBIP IPAS2E1IS, TLBIP IPAS2E1ISNXS</a>	TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
AArch64	<a href="#">TLBIP IPAS2E1OS, TLBIP IPAS2E1OSNXS</a>	TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
AArch64	<a href="#">TLBIP IPAS2LE1, TLBIP IPAS2LE1NXS</a>	TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1

Exec state	Name	Description
AArch64	<a href="#">TLBIP IPAS2LE1IS, TLBIP IPAS2LE1ISNXS</a>	TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable
AArch64	<a href="#">TLBIP IPAS2LE1OS, TLBIP IPAS2LE1OSNXS</a>	TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
AArch64	<a href="#">TLBIP RIPAS2E1, TLBIP RIPAS2E1NXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1
AArch64	<a href="#">TLBIP RIPAS2E1IS, TLBIP RIPAS2E1ISNXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
AArch64	<a href="#">TLBIP RIPAS2E1OS, TLBIP RIPAS2E1OSNXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
AArch64	<a href="#">TLBIP RIPAS2LE1, TLBIP RIPAS2LE1NXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1
AArch64	<a href="#">TLBIP RIPAS2LE1IS, TLBIP RIPAS2LE1ISNXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable
AArch64	<a href="#">TLBIP RIPAS2LE1OS, TLBIP RIPAS2LE1OSNXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
AArch64	<a href="#">TLBIP RVAAE1, TLBIP RVAAE1NXS</a>	TLB Range Invalidate by VA, All ASID, EL1
AArch64	<a href="#">TLBIP RVAAE1IS, TLBIP RVAAE1ISNXS</a>	TLB Range Invalidate by VA, All ASID, EL1, Inner Shareable
AArch64	<a href="#">TLBIP RVAAE1OS, TLBIP RVAAE1OSNXS</a>	TLB Range Invalidate by VA, All ASID, EL1, Outer Shareable
AArch64	<a href="#">TLBIP RVAALE1, TLBIP RVAALE1NXS</a>	TLB Range Invalidate by VA, All ASID, Last level, EL1
AArch64	<a href="#">TLBIP RVAALE1IS, TLBIP RVAALE1ISNXS</a>	TLB Range Invalidate by VA, All ASID, Last Level, EL1, Inner Shareable
AArch64	<a href="#">TLBIP RVAALE1OS, TLBIP RVAALE1OSNXS</a>	TLB Range Invalidate by VA, All ASID, Last Level, EL1, Outer Shareable

Exec state	Name	Description
AArch64	<a href="#">TLBIP RVAE1, TLBIP RVAE1NXS</a>	TLB Range Invalidate by VA, EL1
AArch64	<a href="#">TLBIP RVAE1IS, TLBIP RVAE1ISNXS</a>	TLB Range Invalidate by VA, EL1, Inner Shareable
AArch64	<a href="#">TLBIP RVAE1OS, TLBIP RVAE1OSNXS</a>	TLB Range Invalidate by VA, EL1, Outer Shareable
AArch64	<a href="#">TLBIP RVAE2, TLBIP RVAE2NXS</a>	TLB Range Invalidate by VA, EL2
AArch64	<a href="#">TLBIP RVAE2IS, TLBIP RVAE2ISNXS</a>	TLB Range Invalidate by VA, EL2, Inner Shareable
AArch64	<a href="#">TLBIP RVAE2OS, TLBIP RVAE2OSNXS</a>	TLB Range Invalidate by VA, EL2, Outer Shareable
AArch64	<a href="#">TLBIP RVAE3, TLBIP RVAE3NXS</a>	TLB Range Invalidate by VA, EL3
AArch64	<a href="#">TLBIP RVAE3IS, TLBIP RVAE3ISNXS</a>	TLB Range Invalidate by VA, EL3, Inner Shareable
AArch64	<a href="#">TLBIP RVAE3OS, TLBIP RVAE3OSNXS</a>	TLB Range Invalidate by VA, EL3, Outer Shareable
AArch64	<a href="#">TLBIP RVALE1, TLBIP RVALE1NXS</a>	TLB Range Invalidate by VA, Last level, EL1
AArch64	<a href="#">TLBIP RVALE1IS, TLBIP RVALE1ISNXS</a>	TLB Range Invalidate by VA, Last level, EL1, Inner Shareable
AArch64	<a href="#">TLBIP RVALE1OS, TLBIP RVALE1OSNXS</a>	TLB Range Invalidate by VA, Last level, EL1, Outer Shareable
AArch64	<a href="#">TLBIP RVALE2, TLBIP RVALE2NXS</a>	TLB Range Invalidate by VA, Last level, EL2
AArch64	<a href="#">TLBIP RVALE2IS, TLBIP RVALE2ISNXS</a>	TLB Range Invalidate by VA, Last level, EL2, Inner Shareable
AArch64	<a href="#">TLBIP RVALE2OS, TLBIP RVALE2OSNXS</a>	TLB Range Invalidate by VA, Last level, EL2, Outer Shareable
AArch64	<a href="#">TLBIP RVALE3, TLBIP RVALE3NXS</a>	TLB Range Invalidate by VA, Last level, EL3
AArch64	<a href="#">TLBIP RVALE3IS, TLBIP RVALE3ISNXS</a>	TLB Range Invalidate by VA, Last level, EL3, Inner Shareable
AArch64	<a href="#">TLBIP RVALE3OS, TLBIP RVALE3OSNXS</a>	TLB Range Invalidate by VA, Last level, EL3, Outer Shareable
AArch64	<a href="#">TLBIP VAAE1, TLBIP VAAE1NXS</a>	TLB Invalidate Pair by VA, All ASID, EL1

Exec state	Name	Description
AArch64	<a href="#">TLBIP VAAE1IS, TLBIP VAAE1ISNXS</a>	TLB Invalidate Pair by VA, All ASID, EL1, Inner Shareable
AArch64	<a href="#">TLBIP VAAE1OS, TLBIP VAAE1OSNXS</a>	TLB Invalidate Pair by VA, All ASID, EL1, Outer Shareable
AArch64	<a href="#">TLBIP VAALE1, TLBIP VAALE1NXS</a>	TLB Invalidate Pair by VA, All ASID, Last level, EL1
AArch64	<a href="#">TLBIP VAALE1IS, TLBIP VAALE1ISNXS</a>	TLB Invalidate Pair by VA, All ASID, Last Level, EL1, Inner Shareable
AArch64	<a href="#">TLBIP VAALE1OS, TLBIP VAALE1OSNXS</a>	TLB Invalidate Pair by VA, All ASID, Last Level, EL1, Outer Shareable
AArch64	<a href="#">TLBIP VAE1, TLBIP VAE1NXS</a>	TLB Invalidate Pair by VA, EL1
AArch64	<a href="#">TLBIP VAE1IS, TLBIP VAE1ISNXS</a>	TLB Invalidate Pair by VA, EL1, Inner Shareable
AArch64	<a href="#">TLBIP VAE1OS, TLBIP VAE1OSNXS</a>	TLB Invalidate Pair by VA, EL1, Outer Shareable
AArch64	<a href="#">TLBIP VAE2, TLBIP VAE2NXS</a>	TLB Invalidate Pair by VA, EL2
AArch64	<a href="#">TLBIP VAE2IS, TLBIP VAE2ISNXS</a>	TLB Invalidate Pair by VA, EL2, Inner Shareable
AArch64	<a href="#">TLBIP VAE2OS, TLBIP VAE2OSNXS</a>	TLB Invalidate Pair by VA, EL2, Outer Shareable
AArch64	<a href="#">TLBIP VAE3, TLBIP VAE3NXS</a>	TLB Invalidate Pair by VA, EL3
AArch64	<a href="#">TLBIP VAE3IS, TLBIP VAE3ISNXS</a>	TLB Invalidate Pair by VA, EL3, Inner Shareable
AArch64	<a href="#">TLBIP VAE3OS, TLBIP VAE3OSNXS</a>	TLB Invalidate Pair by VA, EL3, Outer Shareable
AArch64	<a href="#">TLBIP VALE1, TLBIP VALE1NXS</a>	TLB Invalidate Pair by VA, Last level, EL1
AArch64	<a href="#">TLBIP VALE1IS, TLBIP VALE1ISNXS</a>	TLB Invalidate Pair by VA, Last level, EL1, Inner Shareable
AArch64	<a href="#">TLBIP VALE1OS, TLBIP VALE1OSNXS</a>	TLB Invalidate Pair by VA, Last level, EL1, Outer Shareable
AArch64	<a href="#">TLBIP VALE2, TLBIP VALE2NXS</a>	TLB Invalidate Pair by VA, Last level, EL2
AArch64	<a href="#">TLBIP VALE2IS, TLBIP VALE2ISNXS</a>	TLB Invalidate Pair by VA, Last level, EL2, Inner Shareable



Exec state	Name	Description
AArch64	<a href="#">TLBIP VALE2OS, TLBIP VALE2OSNXS</a>	TLB Invalidate Pair by VA, Last level, EL2, Outer Shareable
AArch64	<a href="#">TLBIP VALE3, TLBIP VALE3NXS</a>	TLB Invalidate Pair by VA, Last level, EL3
AArch64	<a href="#">TLBIP VALE3IS, TLBIP VALE3ISNXS</a>	TLB Invalidate Pair by VA, Last level, EL3, Inner Shareable
AArch64	<a href="#">TLBIP VALE3OS, TLBIP VALE3OSNXS</a>	TLB Invalidate Pair by VA, Last level, EL3, Outer Shareable

### In the PMU functional group:

Exec state	Name	Description
AArch32	<a href="#">PMCCFILTR</a>	Performance Monitors Cycle Count Filter Register
AArch32	<a href="#">PMCCNTR</a>	Performance Monitors Cycle Count Register
AArch32	<a href="#">PMCEID0</a>	Performance Monitors Common Event Identification register 0
AArch32	<a href="#">PMCEID1</a>	Performance Monitors Common Event Identification register 1
AArch32	<a href="#">PMCEID2</a>	Performance Monitors Common Event Identification register 2
AArch32	<a href="#">PMCEID3</a>	Performance Monitors Common Event Identification register 3
AArch32	<a href="#">PMCNTENCLR</a>	Performance Monitors Count Enable Clear register
AArch32	<a href="#">PMCNTENSET</a>	Performance Monitors Count Enable Set register
AArch32	<a href="#">PMCR</a>	Performance Monitors Control Register
AArch32	<a href="#">PMEVCNTR&lt;n&gt;</a>	Performance Monitors Event Count Registers
AArch32	<a href="#">PMEVTYPER&lt;n&gt;</a>	Performance Monitors Event Type Registers
AArch32	<a href="#">PMINTENCLR</a>	Performance Monitors Interrupt Enable Clear register
AArch32	<a href="#">PMINTENSET</a>	Performance Monitors Interrupt Enable Set register

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
AArch32	<a href="#">PMMIR</a>	Performance Monitors Machine Identification Register
AArch32	<a href="#">PMOVSr</a>	Performance Monitors Overflow Flag Status Register
AArch32	<a href="#">PMOVSSET</a>	Performance Monitors Overflow Flag Status Set register
AArch32	<a href="#">PMSELR</a>	Performance Monitors Event Counter Selection Register
AArch32	<a href="#">PMSWINC</a>	Performance Monitors Software Increment register
AArch32	<a href="#">PMUSERENR</a>	Performance Monitors User Enable Register
AArch32	<a href="#">PMXEVCNTR</a>	Performance Monitors Selected Event Count Register
AArch32	<a href="#">PMXEVTYPER</a>	Performance Monitors Selected Event Type Register
AArch64	<a href="#">PMCCFILTR_EL0</a>	Performance Monitors Cycle Count Filter Register
AArch64	<a href="#">PMCCNTR_EL0</a>	Performance Monitors Cycle Count Register
AArch64	<a href="#">PMCCNTSVR_EL1</a>	Performance Monitors Cycle Count Saved Value Register
AArch64	<a href="#">PMCEID0_EL0</a>	Performance Monitors Common Event Identification Register 0
AArch64	<a href="#">PMCEID1_EL0</a>	Performance Monitors Common Event Identification Register 1
AArch64	<a href="#">PMCNTENCLR_EL0</a>	Performance Monitors Count Enable Clear Register
AArch64	<a href="#">PMCNTENSET_EL0</a>	Performance Monitors Count Enable Set Register
AArch64	<a href="#">PMCR_EL0</a>	Performance Monitors Control Register
AArch64	<a href="#">PMEVCNTR&lt;n&gt;_EL0</a>	Performance Monitors Event Count Registers
AArch64	<a href="#">PMEVCNTSVR&lt;n&gt;_EL1</a>	Performance Monitors Event Count Saved Value Register <n>
AArch64	<a href="#">PMEVTYPER&lt;n&gt;_EL0</a>	Performance Monitors Event Type Registers
AArch64	<a href="#">PMICFILTR_EL0</a>	Performance Monitors Instruction Counter Filter Register



<b>Exec state</b>	<b>Name</b>	<b>Description</b>
AArch64	<a href="#"><u>PMICNTR_EL0</u></a>	Performance Monitors Instruction Counter Register
AArch64	<a href="#"><u>PMINTENCLR_EL1</u></a>	Performance Monitors Interrupt Enable Clear Register
AArch64	<a href="#"><u>PMINTENSET_EL1</u></a>	Performance Monitors Interrupt Enable Set Register
AArch64	<a href="#"><u>PMMIR_EL1</u></a>	Performance Monitors Machine Identification Register
AArch64	<a href="#"><u>PMOVSCLR_EL0</u></a>	Performance Monitors Overflow Flag Status Clear Register
AArch64	<a href="#"><u>PMOVSSET_EL0</u></a>	Performance Monitors Overflow Flag Status Set Register
AArch64	<a href="#"><u>PMSELR_EL0</u></a>	Performance Monitors Event Counter Selection Register
AArch64	<a href="#"><u>PMSWINC_EL0</u></a>	Performance Monitors Software Increment Register
AArch64	<a href="#"><u>PMUACR_EL1</u></a>	Performance Monitors User Access Control Register
AArch64	<a href="#"><u>PMUSERENR_EL0</u></a>	Performance Monitors User Enable Register
AArch64	<a href="#"><u>PMXEVCNTR_EL0</u></a>	Performance Monitors Selected Event Count Register
AArch64	<a href="#"><u>PMXEVTYPER_EL0</u></a>	Performance Monitors Selected Event Type Register
AArch64	<a href="#"><u>PMZR_EL0</u></a>	Performance Monitors Zero with Mask
External	<a href="#"><u>PMAUTHSTATUS</u></a>	Performance Monitors Authentication Status register
External	<a href="#"><u>PMCCFILTR_EL0</u></a>	Performance Monitors Cycle Counter Filter Register
External	<a href="#"><u>PMCCIDSR</u></a>	CONTEXTIDR_ELx Sample Register
External	<a href="#"><u>PMCCNTR_EL0</u></a>	Performance Monitors Cycle Counter
External	<a href="#"><u>PMCCNTSVR_EL1</u></a>	Performance Monitors Cycle Count Saved Value Register
External	<a href="#"><u>PMCEID0</u></a>	Performance Monitors Common Event Identification register 0
External	<a href="#"><u>PMCEID1</u></a>	Performance Monitors Common Event Identification register 1

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
External	<a href="#"><u>PMCEID2</u></a>	Performance Monitors Common Event Identification register 2
External	<a href="#"><u>PMCEID3</u></a>	Performance Monitors Common Event Identification register 3
External	<a href="#"><u>PMCFGR</u></a>	Performance Monitors Configuration Register
External	<a href="#"><u>PMCGCR0</u></a>	Counter Group Configuration Register 0
External	<a href="#"><u>PMCID1SR</u></a>	CONTEXTIDR_EL1 Sample Register
External	<a href="#"><u>PMCID2SR</u></a>	CONTEXTIDR_EL2 Sample Register
External	<a href="#"><u>PMCIDR0</u></a>	Performance Monitors Component Identification Register 0
External	<a href="#"><u>PMCIDR1</u></a>	Performance Monitors Component Identification Register 1
External	<a href="#"><u>PMCIDR2</u></a>	Performance Monitors Component Identification Register 2
External	<a href="#"><u>PMCIDR3</u></a>	Performance Monitors Component Identification Register 3
External	<a href="#"><u>PMCNTEN</u></a>	Performance Monitors Count Enable register
External	<a href="#"><u>PMCNTENCLR_EL0</u></a>	Performance Monitors Count Enable Clear Register
External	<a href="#"><u>PMCNTENSET_EL0</u></a>	Performance Monitors Count Enable Set Register
External	<a href="#"><u>PMCR_EL0</u></a>	Performance Monitors Control Register
External	<a href="#"><u>PMDEVAFF</u></a>	Performance Monitors Device Affinity register
External	<a href="#"><u>PMDEVAFF0</u></a>	Performance Monitors Device Affinity register 0
External	<a href="#"><u>PMDEVAFF1</u></a>	Performance Monitors Device Affinity register 1
External	<a href="#"><u>PMDEVARCH</u></a>	Performance Monitors Device Architecture register
External	<a href="#"><u>PMDEVID</u></a>	Performance Monitors Device ID register
External	<a href="#"><u>PMDEVTYPE</u></a>	Performance Monitors Device Type register

Exec state	Name	Description
External	<a href="#"><u>PMEVCNTR&lt;n&gt;_EL0</u></a>	Performance Monitors Event Count Registers
External	<a href="#"><u>PMEVCNTSVR&lt;n&gt;_EL1</u></a>	Performance Monitors Event Count Saved Value Register <n>
External	<a href="#"><u>PMEVFILT2R&lt;n&gt;</u></a>	Performance Monitors Event Filter Registers
External	<a href="#"><u>PMEVTYPER&lt;n&gt;_EL0</u></a>	Performance Monitors Event Type Registers
External	<a href="#"><u>PMICFILTR_EL0</u></a>	Performance Monitors Instruction Counter Filter Register
External	<a href="#"><u>PMICNTR_EL0</u></a>	Performance Monitors Instruction Counter Register
External	<a href="#"><u>PMICNTSVR_EL1</u></a>	Performance Monitors Instruction Count Saved Value Register
External	<a href="#"><u>PMIIDR</u></a>	Performance Monitors Implementation Identification Register
External	<a href="#"><u>PMINTEN</u></a>	Performance Monitors Interrupt Enable register
External	<a href="#"><u>PMINTENCLR_EL1</u></a>	Performance Monitors Interrupt Enable Clear Register
External	<a href="#"><u>PMINTENSET_EL1</u></a>	Performance Monitors Interrupt Enable Set Register
External	<a href="#"><u>PMITCTRL</u></a>	Performance Monitors Integration mode Control register
External	<a href="#"><u>PMLAR</u></a>	Performance Monitors Lock Access Register
External	<a href="#"><u>PMLSR</u></a>	Performance Monitors Lock Status Register
External	<a href="#"><u>PMMIR</u></a>	Performance Monitors Machine Identification Register
External	<a href="#"><u>PMOVS</u></a>	Performance Monitors Overflow Flag Status register
External	<a href="#"><u>PMOVSCLR_EL0</u></a>	Performance Monitors Overflow Flag Status Clear register
External	<a href="#"><u>PMOVSSET_EL0</u></a>	Performance Monitors Overflow Flag Status Set Register

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
External	<a href="#"><u>PMPCCTL</u></a>	PC Sample-based Profiling Control Register
External	<a href="#"><u>PMPCSR</u></a>	Program Counter Sample Register
External	<a href="#"><u>PMPIDR0</u></a>	Performance Monitors Peripheral Identification Register 0
External	<a href="#"><u>PMPIDR1</u></a>	Performance Monitors Peripheral Identification Register 1
External	<a href="#"><u>PMPIDR2</u></a>	Performance Monitors Peripheral Identification Register 2
External	<a href="#"><u>PMPIDR3</u></a>	Performance Monitors Peripheral Identification Register 3
External	<a href="#"><u>PMPIDR4</u></a>	Performance Monitors Peripheral Identification Register 4
External	<a href="#"><u>PMSSCR_EL1</u></a>	Performance Monitors Snapshot Status and Capture Register
External	<a href="#"><u>PMSWINC_EL0</u></a>	Performance Monitors Software Increment Register
External	<a href="#"><u>PMVCIDSR</u></a>	CONTEXTIDR_EL1 and VMID Sample Register
External	<a href="#"><u>PMVIDSR</u></a>	VMID Sample Register
External	<a href="#"><u>PMZR_EL0</u></a>	Performance Monitors Zero with Mask

### In the Reset functional group:

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
AArch32	<a href="#"><u>HRMR</u></a>	Hyp Reset Management Register
AArch32	<a href="#"><u>RMR</u></a>	Reset Management Register
AArch32	<a href="#"><u>RVBAR</u></a>	Reset Vector Base Address Register
AArch64	<a href="#"><u>RMR_EL1</u></a>	Reset Management Register (EL1)
AArch64	<a href="#"><u>RMR_EL2</u></a>	Reset Management Register (EL2)
AArch64	<a href="#"><u>RMR_EL3</u></a>	Reset Management Register (EL3)
AArch64	<a href="#"><u>RVBAR_EL1</u></a>	Reset Vector Base Address Register (if EL2 and EL3 not implemented)
AArch64	<a href="#"><u>RVBAR_EL2</u></a>	Reset Vector Base Address Register (if EL3 not implemented)
AArch64	<a href="#"><u>RVBAR_EL3</u></a>	Reset Vector Base Address Register (if EL3 implemented)

## In the Thread functional group:

Exec state	Name	Description
AArch32	<a href="#">HTPIDR</a>	Hyp Software Thread ID Register
AArch32	<a href="#">TPIDRPRW</a>	PL1 Software Thread ID Register
AArch32	<a href="#">TPIDRURO</a>	PL0 Read-Only Software Thread ID Register
AArch32	<a href="#">TPIDRURW</a>	PL0 Read/Write Software Thread ID Register
AArch64	<a href="#">SCXTNUM_EL0</a>	EL0 Read/Write Software Context Number
AArch64	<a href="#">SCXTNUM_EL1</a>	EL1 Read/Write Software Context Number
AArch64	<a href="#">SCXTNUM_EL2</a>	EL2 Read/Write Software Context Number
AArch64	<a href="#">SCXTNUM_EL3</a>	EL3 Read/Write Software Context Number
AArch64	<a href="#">TPIDR2_EL0</a>	EL0 Read/Write Software Thread ID Register 2
AArch64	<a href="#">TPIDRRO_EL0</a>	EL0 Read-Only Software Thread ID Register
AArch64	<a href="#">TPIDR_EL0</a>	EL0 Read/Write Software Thread ID Register
AArch64	<a href="#">TPIDR_EL1</a>	EL1 Software Thread ID Register
AArch64	<a href="#">TPIDR_EL2</a>	EL2 Software Thread ID Register
AArch64	<a href="#">TPIDR_EL3</a>	EL3 Software Thread ID Register

## In the IMP DEF functional group:

Exec state	Name	Description
AArch32	<a href="#">ACTLR</a>	Auxiliary Control Register
AArch32	<a href="#">ACTLR2</a>	Auxiliary Control Register 2
AArch32	<a href="#">ADFSR</a>	Auxiliary Data Fault Status Register
AArch32	<a href="#">AIDR</a>	Auxiliary ID Register
AArch32	<a href="#">AIFSR</a>	Auxiliary Instruction Fault Status Register
AArch32	<a href="#">AMAIRO</a>	Auxiliary Memory Attribute Indirection Register 0

Exec state	Name	Description
AArch32	<a href="#">AMAIR1</a>	Auxiliary Memory Attribute Indirection Register 1
AArch32	<a href="#">HACTLR</a>	Hyp Auxiliary Control Register
AArch32	<a href="#">HACTLR2</a>	Hyp Auxiliary Control Register 2
AArch32	<a href="#">HADFSR</a>	Hyp Auxiliary Data Fault Status Register
AArch32	<a href="#">HAIFSR</a>	Hyp Auxiliary Instruction Fault Status Register
AArch32	<a href="#">HAMAIRO</a>	Hyp Auxiliary Memory Attribute Indirection Register 0
AArch32	<a href="#">HAMAIR1</a>	Hyp Auxiliary Memory Attribute Indirection Register 1
AArch64	<a href="#">ACTLR_EL1</a>	Auxiliary Control Register (EL1)
AArch64	<a href="#">ACTLR_EL2</a>	Auxiliary Control Register (EL2)
AArch64	<a href="#">ACTLR_EL3</a>	Auxiliary Control Register (EL3)
AArch64	<a href="#">AFSR0_EL1</a>	Auxiliary Fault Status Register 0 (EL1)
AArch64	<a href="#">AFSR0_EL2</a>	Auxiliary Fault Status Register 0 (EL2)
AArch64	<a href="#">AFSR0_EL3</a>	Auxiliary Fault Status Register 0 (EL3)
AArch64	<a href="#">AFSR1_EL1</a>	Auxiliary Fault Status Register 1 (EL1)
AArch64	<a href="#">AFSR1_EL2</a>	Auxiliary Fault Status Register 1 (EL2)
AArch64	<a href="#">AFSR1_EL3</a>	Auxiliary Fault Status Register 1 (EL3)
AArch64	<a href="#">AIDR_EL1</a>	Auxiliary ID Register

Exec state	Name	Description
AArch64	<a href="#">AMAIR_EL1</a>	Auxiliary Memory Attribute Indirection Register (EL1)
AArch64	<a href="#">AMAIR_EL2</a>	Auxiliary Memory Attribute Indirection Register (EL2)
AArch64	<a href="#">AMAIR_EL3</a>	Auxiliary Memory Attribute Indirection Register (EL3)
AArch64	<a href="#">HACR_EL2</a>	Hypervisor Auxiliary Control Register
AArch64	<a href="#">S3_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;</a>	IMPLEMENTATION DEFINED registers
AArch64	<a href="#">SYS</a> <a href="#">S1_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;.</a> <a href="#">SYSL</a> <a href="#">S1_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;.</a> <a href="#">SYSP</a> <a href="#">S1_&lt;op1&gt;_&lt;Cn&gt;_&lt;Cm&gt;_&lt;op2&gt;</a>	IMPLEMENTATION DEFINED maintenance instructions

### In the Timer functional group:

Exec state	Name	Description
AArch32	<a href="#">CNTFRQ</a>	Counter-timer Frequency register
AArch32	<a href="#">CNTHPS_CTL</a>	Counter-timer Secure Physical Timer Control Register (EL2)
AArch32	<a href="#">CNTHPS_CVAL</a>	Counter-timer Secure Physical Timer CompareValue Register (EL2)
AArch32	<a href="#">CNTHPS_TVAL</a>	Counter-timer Secure Physical Timer TimerValue Register (EL2)
AArch32	<a href="#">CNTHP_CTL</a>	Counter-timer Hyp Physical Timer Control register
AArch32	<a href="#">CNTHVS_CTL</a>	Counter-timer Secure Virtual Timer Control Register (EL2)
AArch32	<a href="#">CNTHVS_CVAL</a>	Counter-timer Secure Virtual Timer CompareValue Register (EL2)
AArch32	<a href="#">CNTHVS_TVAL</a>	Counter-timer Secure Virtual Timer TimerValue Register (EL2)
AArch32	<a href="#">CNTHV_CTL</a>	Counter-timer Virtual Timer Control register (EL2)
AArch32	<a href="#">CNTHV_CVAL</a>	Counter-timer Virtual Timer CompareValue register (EL2)
AArch32	<a href="#">CNTHV_TVAL</a>	Counter-timer Virtual Timer TimerValue register (EL2)

Exec state	Name	Description
AArch32	<a href="#">CNTKCTL</a>	Counter-timer Kernel Control register
AArch32	<a href="#">CNTPCT</a>	Counter-timer Physical Count register
AArch32	<a href="#">CNTPCTSS</a>	Counter-timer Self-Synchronized Physical Count register
AArch32	<a href="#">CNTP_CTL</a>	Counter-timer Physical Timer Control register
AArch32	<a href="#">CNTP_CVAL</a>	Counter-timer Physical Timer CompareValue register
AArch32	<a href="#">CNTP_TVAL</a>	Counter-timer Physical Timer TimerValue register
AArch32	<a href="#">CNTVCT</a>	Counter-timer Virtual Count register
AArch32	<a href="#">CNTVCTSS</a>	Counter-timer Self-Synchronized Virtual Count register
AArch32	<a href="#">CNTV_CTL</a>	Counter-timer Virtual Timer Control register
AArch32	<a href="#">CNTV_CVAL</a>	Counter-timer Virtual Timer CompareValue register
AArch32	<a href="#">CNTV_TVAL</a>	Counter-timer Virtual Timer TimerValue register
AArch64	<a href="#">CNTFRQ_EL0</a>	Counter-timer Frequency register
AArch64	<a href="#">CNTHVS_CTL_EL2</a>	Counter-timer Secure Virtual Timer Control register (EL2)
AArch64	<a href="#">CNTHVS_CVAL_EL2</a>	Counter-timer Secure Virtual Timer CompareValue register (EL2)
AArch64	<a href="#">CNTHVS_TVAL_EL2</a>	Counter-timer Secure Virtual Timer TimerValue register (EL2)
AArch64	<a href="#">CNTHV_CTL_EL2</a>	Counter-timer Virtual Timer Control register (EL2)
AArch64	<a href="#">CNTHV_CVAL_EL2</a>	Counter-timer Virtual Timer CompareValue register (EL2)
AArch64	<a href="#">CNTHV_TVAL_EL2</a>	Counter-timer Virtual Timer TimerValue Register (EL2)
AArch64	<a href="#">CNTKCTL_EL1</a>	Counter-timer Kernel Control Register
AArch64	<a href="#">CNTPCTSS_EL0</a>	Counter-timer Self-Synchronized Physical Count Register
AArch64	<a href="#">CNTPCT_EL0</a>	Counter-timer Physical Count Register
AArch64	<a href="#">CNTPOFF_EL2</a>	Counter-timer Physical Offset Register
AArch64	<a href="#">CNTPS_CTL_EL1</a>	Counter-timer Physical Secure Timer Control Register



Exec state	Name	Description
AArch64	<a href="#">CNTPS_CVAL_EL1</a>	Counter-timer Physical Secure Timer CompareValue Register
AArch64	<a href="#">CNTPS_TVAL_EL1</a>	Counter-timer Physical Secure Timer TimerValue register
AArch64	<a href="#">CNTP_CTL_EL0</a>	Counter-timer Physical Timer Control Register
AArch64	<a href="#">CNTP_CVAL_EL0</a>	Counter-timer Physical Timer CompareValue Register
AArch64	<a href="#">CNTP_TVAL_EL0</a>	Counter-timer Physical Timer TimerValue Register
AArch64	<a href="#">CNTVCTSS_EL0</a>	Counter-timer Self-Synchronized Virtual Count Register
AArch64	<a href="#">CNTVCT_EL0</a>	Counter-timer Virtual Count Register
AArch64	<a href="#">CNTV_CTL_EL0</a>	Counter-timer Virtual Timer Control Register
AArch64	<a href="#">CNTV_CVAL_EL0</a>	Counter-timer Virtual Timer CompareValue Register
AArch64	<a href="#">CNTV_TVAL_EL0</a>	Counter-timer Virtual Timer TimerValue Register
External	<a href="#">CNTACR&lt;n&gt;</a>	Counter-timer Access Control Registers
External	<a href="#">CNTCR</a>	Counter Control Register
External	<a href="#">CNTCV</a>	Counter Count Value register
External	<a href="#">CNTEL0ACR</a>	Counter-timer EL0 Access Control Register
External	<a href="#">CNTFID0</a>	Counter Frequency ID
External	<a href="#">CNTFID&lt;n&gt;</a>	Counter Frequency IDs, n > 0
External	<a href="#">CNTFRQ</a>	Counter-timer Frequency
External	<a href="#">CNTID</a>	Counter Identification Register
External	<a href="#">CNTNSAR</a>	Counter-timer Non-secure Access Register
External	<a href="#">CNTPCT</a>	Counter-timer Physical Count
External	<a href="#">CNTP_CTL</a>	Counter-timer Physical Timer Control
External	<a href="#">CNTP_CVAL</a>	Counter-timer Physical Timer CompareValue
External	<a href="#">CNTP_TVAL</a>	Counter-timer Physical Timer TimerValue
External	<a href="#">CNTSCR</a>	Counter Scale Register
External	<a href="#">CNTSR</a>	Counter Status Register
External	<a href="#">CNTTIDR</a>	Counter-timer Timer ID Register
External	<a href="#">CNTVCT</a>	Counter-timer Virtual Count
External	<a href="#">CNTVOFF</a>	Counter-timer Virtual Offset
External	<a href="#">CNTVOFF&lt;n&gt;</a>	Counter-timer Virtual Offsets

Exec state	Name	Description
External	<a href="#">CNTV_CTL</a>	Counter-timer Virtual Timer Control
External	<a href="#">CNTV_CVAL</a>	Counter-timer Virtual Timer CompareValue
External	<a href="#">CNTV_TVAL</a>	Counter-timer Virtual Timer TimerValue
External	<a href="#">CounterID&lt;n&gt;</a>	Counter ID registers

## In the Debug functional group:

Exec state	Name	Description
AArch32	<a href="#">DBGAUTHSTATUS</a>	Debug Authentication Status register
AArch32	<a href="#">DBGBCR&lt;n&gt;</a>	Debug Breakpoint Control Registers
AArch32	<a href="#">DBGBVR&lt;n&gt;</a>	Debug Breakpoint Value Registers
AArch32	<a href="#">DBGBXVR&lt;n&gt;</a>	Debug Breakpoint Extended Value Registers
AArch32	<a href="#">DBGCLAIMCLR</a>	Debug CLAIM Tag Clear register
AArch32	<a href="#">DBGCLAIMSET</a>	Debug CLAIM Tag Set register
AArch32	<a href="#">DBGDCCINT</a>	DCC Interrupt Enable Register
AArch32	<a href="#">DBGDEVID</a>	Debug Device ID register 0
AArch32	<a href="#">DBGDEVID1</a>	Debug Device ID register 1
AArch32	<a href="#">DBGDEVID2</a>	Debug Device ID register 2
AArch32	<a href="#">DBGDIDR</a>	Debug ID Register
AArch32	<a href="#">DBGDRAR</a>	Debug ROM Address Register
AArch32	<a href="#">BGDSAR</a>	Debug Self Address Register
AArch32	<a href="#">DBGDSCRext</a>	Debug Status and Control Register, External View
AArch32	<a href="#">DBGDSCRint</a>	Debug Status and Control Register, Internal View
AArch32	<a href="#">DBGDTRRXext</a>	Debug OS Lock Data Transfer Register, Receive, External View
AArch32	<a href="#">DBGDTRRXint</a>	Debug Data Transfer Register, Receive
AArch32	<a href="#">DBGDTRTXext</a>	Debug OS Lock Data Transfer Register, Transmit
AArch32	<a href="#">DBGDTRTXint</a>	Debug Data Transfer Register, Transmit
AArch32	<a href="#">DBGOSDLR</a>	Debug OS Double Lock Register

Exec state	Name	Description
AArch32	<a href="#">DBGOSECCR</a>	Debug OS Lock Exception Catch Control Register
AArch32	<a href="#">DBGOSLAR</a>	Debug OS Lock Access Register
AArch32	<a href="#">DBGOSLSR</a>	Debug OS Lock Status Register
AArch32	<a href="#">DBGPRCR</a>	Debug Power Control Register
AArch32	<a href="#">DBGVCR</a>	Debug Vector Catch Register
AArch32	<a href="#">DBGWCR&lt;n&gt;</a>	Debug Watchpoint Control Registers
AArch32	<a href="#">DBGWFAR</a>	Debug Watchpoint Fault Address Register
AArch32	<a href="#">DBGWVR&lt;n&gt;</a>	Debug Watchpoint Value Registers
AArch32	<a href="#">TRFCR</a>	Trace Filter Control Register
AArch64	<a href="#">DBGAUTHSTATUS_EL1</a>	Debug Authentication Status Register
AArch64	<a href="#">DBGBCR&lt;n&gt;_EL1</a>	Debug Breakpoint Control Registers
AArch64	<a href="#">DBGBVR&lt;n&gt;_EL1</a>	Debug Breakpoint Value Registers
AArch64	<a href="#">DBGCLAIMCLR_EL1</a>	Debug CLAIM Tag Clear Register
AArch64	<a href="#">DBGCLAIMSET_EL1</a>	Debug CLAIM Tag Set Register
AArch64	<a href="#">DBGDTRRX_EL0</a>	Debug Data Transfer Register, Receive
AArch64	<a href="#">DBGDTRTX_EL0</a>	Debug Data Transfer Register, Transmit
AArch64	<a href="#">DBGDTR_EL0</a>	Debug Data Transfer Register, half-duplex
AArch64	<a href="#">DBGPRCR_EL1</a>	Debug Power Control Register
AArch64	<a href="#">DBGVCR32_EL2</a>	Debug Vector Catch Register
AArch64	<a href="#">DBGWCR&lt;n&gt;_EL1</a>	Debug Watchpoint Control Registers
AArch64	<a href="#">DBGWVR&lt;n&gt;_EL1</a>	Debug Watchpoint Value Registers
AArch64	<a href="#">DLR_EL0</a>	Debug Link Register
AArch64	<a href="#">DSPSR_EL0</a>	Debug Saved Program Status Register
AArch64	<a href="#">MDCCINT_EL1</a>	Monitor DCC Interrupt Enable Register
AArch64	<a href="#">MDCCSR_EL0</a>	Monitor DCC Status Register
AArch64	<a href="#">MDRAR_EL1</a>	Monitor Debug ROM Address Register
AArch64	<a href="#">MDSCR_EL1</a>	Monitor Debug System Control Register

Exec state	Name	Description
AArch64	<a href="#">OSDLR_EL1</a>	OS Double Lock Register
AArch64	<a href="#">OSDTRRX_EL1</a>	OS Lock Data Transfer Register, Receive
AArch64	<a href="#">OSDTRTX_EL1</a>	OS Lock Data Transfer Register, Transmit
AArch64	<a href="#">OSECCR_EL1</a>	OS Lock Exception Catch Control Register
AArch64	<a href="#">OSLAR_EL1</a>	OS Lock Access Register
AArch64	<a href="#">OSLSR_EL1</a>	OS Lock Status Register
AArch64	<a href="#">TRFCR_EL1</a>	Trace Filter Control Register (EL1)
AArch64	<a href="#">TRFCR_EL2</a>	Trace Filter Control Register (EL2)
External	<a href="#">DBGAUTHSTATUS_EL1</a>	Debug Authentication Status Register
External	<a href="#">DBGBCR&lt;n&gt;_EL1</a>	Debug Breakpoint Control Registers
External	<a href="#">DBGBVR&lt;n&gt;_EL1</a>	Debug Breakpoint Value Registers
External	<a href="#">DBGCLAIMCLR_EL1</a>	Debug CLAIM Tag Clear Register
External	<a href="#">DBGCLAIMSET_EL1</a>	Debug CLAIM Tag Set Register
External	<a href="#">DBGDTRRX_EL0</a>	Debug Data Transfer Register, Receive
External	<a href="#">DBGDTRTX_EL0</a>	Debug Data Transfer Register, Transmit
External	<a href="#">DBGWCR&lt;n&gt;_EL1</a>	Debug Watchpoint Control Registers
External	<a href="#">DBGWVR&lt;n&gt;_EL1</a>	Debug Watchpoint Value Registers
External	<a href="#">EDACR</a>	External Debug Auxiliary Control Register
External	<a href="#">EDCIDR0</a>	External Debug Component Identification Register 0
External	<a href="#">EDCIDR1</a>	External Debug Component Identification Register 1
External	<a href="#">EDCIDR2</a>	External Debug Component Identification Register 2
External	<a href="#">EDCIDR3</a>	External Debug Component Identification Register 3
External	<a href="#">EDCIDS</a>	External Debug Context ID Sample Register
External	<a href="#">EDDEVAFF0</a>	External Debug Device Affinity register 0
External	<a href="#">EDDEVAFF1</a>	External Debug Device Affinity register 1

Exec state	Name	Description
External	<a href="#">EDDEVARCH</a>	External Debug Device Architecture register
External	<a href="#">EDDEVID</a>	External Debug Device ID register 0
External	<a href="#">EDDEVID1</a>	External Debug Device ID register 1
External	<a href="#">EDDEVID2</a>	External Debug Device ID register 2
External	<a href="#">EDDEVTYPE</a>	External Debug Device Type register
External	<a href="#">EDDFR1</a>	External Debug Feature Register 1
External	<a href="#">EDECCR</a>	External Debug Exception Catch Control Register
External	<a href="#">EDECR</a>	External Debug Execution Control Register
External	<a href="#">EDESR</a>	External Debug Event Status Register
External	<a href="#">EDHSR</a>	External Debug Halting Syndrome Register
External	<a href="#">EDITCTRL</a>	External Debug Integration mode Control register
External	<a href="#">EDITR</a>	External Debug Instruction Transfer Register
External	<a href="#">EDLAR</a>	External Debug Lock Access Register
External	<a href="#">EDLSR</a>	External Debug Lock Status Register
External	<a href="#">EDPCSR</a>	External Debug Program Counter Sample Register
External	<a href="#">EDPIDR0</a>	External Debug Peripheral Identification Register 0
External	<a href="#">EDPIDR1</a>	External Debug Peripheral Identification Register 1
External	<a href="#">EDPIDR2</a>	External Debug Peripheral Identification Register 2
External	<a href="#">EDPIDR3</a>	External Debug Peripheral Identification Register 3
External	<a href="#">EDPIDR4</a>	External Debug Peripheral Identification Register 4
External	<a href="#">EDPRCR</a>	External Debug Power/Reset Control Register
External	<a href="#">EDPRSR</a>	External Debug Processor Status Register
External	<a href="#">EDRCR</a>	External Debug Reserve Control Register

Exec state	Name	Description
External	<a href="#">EDSCR</a>	External Debug Status and Control Register
External	<a href="#">EDSCR2</a>	External Debug Status and Control Register 2
External	<a href="#">EDVIDSR</a>	External Debug Virtual Context Sample Register
External	<a href="#">EDWAR</a>	External Debug Watchpoint Address Register
External	<a href="#">OSLAR_EL1</a>	OS Lock Access Register

## In the CTI functional group:

Exec state	Name	Description
External	<a href="#">ASICCTL</a>	CTI External Multiplexer Control register
External	<a href="#">CTIAPPCLEAR</a>	CTI Application Trigger Clear register
External	<a href="#">CTIAPPPULSE</a>	CTI Application Pulse register
External	<a href="#">CTIAPPSET</a>	CTI Application Trigger Set register
External	<a href="#">CTIAUTHSTATUS</a>	CTI Authentication Status register
External	<a href="#">CTICHINSTATUS</a>	CTI Channel In Status register
External	<a href="#">CTICHOUTSTATUS</a>	CTI Channel Out Status register
External	<a href="#">CTICIDR0</a>	CTI Component Identification Register 0
External	<a href="#">CTICIDR1</a>	CTI Component Identification Register 1
External	<a href="#">CTICIDR2</a>	CTI Component Identification Register 2
External	<a href="#">CTICIDR3</a>	CTI Component Identification Register 3
External	<a href="#">CTICLAIMCLR</a>	CTI CLAIM Tag Clear register
External	<a href="#">CTICLAIMSET</a>	CTI CLAIM Tag Set register
External	<a href="#">CTICONTROL</a>	CTI Control register
External	<a href="#">CTIDEVAFF0</a>	CTI Device Affinity register 0
External	<a href="#">CTIDEVAFF1</a>	CTI Device Affinity register 1
External	<a href="#">CTIDEVARCH</a>	CTI Device Architecture register
External	<a href="#">CTIDEVCTL</a>	CTI Device Control register
External	<a href="#">CTIDEVID</a>	CTI Device ID register 0
External	<a href="#">CTIDEVID1</a>	CTI Device ID register 1
External	<a href="#">CTIDEVID2</a>	CTI Device ID register 2
External	<a href="#">CTIDEVTYPE</a>	CTI Device Type register

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
External	<a href="#"><u>CTIGATE</u></a>	CTI Channel Gate Enable register
External	<a href="#"><u>CTIINEN&lt;n&gt;</u></a>	CTI Input Trigger to Output Channel Enable registers
External	<a href="#"><u>CTIINTACK</u></a>	CTI Output Trigger Acknowledge register
External	<a href="#"><u>CTIITCTRL</u></a>	CTI Integration mode Control register
External	<a href="#"><u>CTILAR</u></a>	CTI Lock Access Register
External	<a href="#"><u>CTILSR</u></a>	CTI Lock Status Register
External	<a href="#"><u>CTIOUTEN&lt;n&gt;</u></a>	CTI Input Channel to Output Trigger Enable registers
External	<a href="#"><u>CTIPIDR0</u></a>	CTI Peripheral Identification Register 0
External	<a href="#"><u>CTIPIDR1</u></a>	CTI Peripheral Identification Register 1
External	<a href="#"><u>CTIPIDR2</u></a>	CTI Peripheral Identification Register 2
External	<a href="#"><u>CTIPIDR3</u></a>	CTI Peripheral Identification Register 3
External	<a href="#"><u>CTIPIDR4</u></a>	CTI Peripheral Identification Register 4
External	<a href="#"><u>CTITRIGINSTATUS</u></a>	CTI Trigger In Status register
External	<a href="#"><u>CTITRIGOUTSTATUS</u></a>	CTI Trigger Out Status register

### In the Virt functional group:

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
AArch32	<a href="#"><u>ATS1HR</u></a>	Address Translate Stage 1 Hyp mode Read
AArch32	<a href="#"><u>ATS1HW</u></a>	Address Translate Stage 1 Hyp mode Write
AArch32	<a href="#"><u>CNTHCTL</u></a>	Counter-timer Hyp Control register
AArch32	<a href="#"><u>CNTHP_CVAL</u></a>	Counter-timer Hyp Physical CompareValue register
AArch32	<a href="#"><u>CNTHP_TVAL</u></a>	Counter-timer Hyp Physical Timer TimerValue register
AArch32	<a href="#"><u>CNTVOFF</u></a>	Counter-timer Virtual Offset register
AArch32	<a href="#"><u>HACR</u></a>	Hyp Auxiliary Configuration Register
AArch32	<a href="#"><u>HACTLR</u></a>	Hyp Auxiliary Control Register



Exec state	Name	Description
AArch32	<a href="#">HACTLR2</a>	Hyp Auxiliary Control Register 2
AArch32	<a href="#">HADFSR</a>	Hyp Auxiliary Data Fault Status Register
AArch32	<a href="#">HAIFSR</a>	Hyp Auxiliary Instruction Fault Status Register
AArch32	<a href="#">HAMAIRO</a>	Hyp Auxiliary Memory Attribute Indirection Register 0
AArch32	<a href="#">HAMAIR1</a>	Hyp Auxiliary Memory Attribute Indirection Register 1
AArch32	<a href="#">HCPTR</a>	Hyp Architectural Feature Trap Register
AArch32	<a href="#">HCR</a>	Hyp Configuration Register
AArch32	<a href="#">HCR2</a>	Hyp Configuration Register 2
AArch32	<a href="#">HDCR</a>	Hyp Debug Control Register
AArch32	<a href="#">HDFAR</a>	Hyp Data Fault Address Register
AArch32	<a href="#">HIFAR</a>	Hyp Instruction Fault Address Register
AArch32	<a href="#">HMAIRO</a>	Hyp Memory Attribute Indirection Register 0
AArch32	<a href="#">HMAIR1</a>	Hyp Memory Attribute Indirection Register 1
AArch32	<a href="#">HPFAR</a>	Hyp IPA Fault Address Register
AArch32	<a href="#">HRMR</a>	Hyp Reset Management Register
AArch32	<a href="#">HSCTLR</a>	Hyp System Control Register
AArch32	<a href="#">HSR</a>	Hyp Syndrome Register
AArch32	<a href="#">HSTR</a>	Hyp System Trap Register
AArch32	<a href="#">HTCR</a>	Hyp Translation Control Register
AArch32	<a href="#">HTPIDR</a>	Hyp Software Thread ID Register
AArch32	<a href="#">HTRFCR</a>	Hyp Trace Filter Control Register
AArch32	<a href="#">HTTBR</a>	Hyp Translation Table Base Register
AArch32	<a href="#">HVBAR</a>	Hyp Vector Base Address Register
AArch32	<a href="#">ICC_HSRE</a>	Interrupt Controller Hyp System Register Enable register



Exec state	Name	Description
AArch32	<a href="#"><u>ICH_AP0R&lt;n&gt;</u></a>	Interrupt Controller Hyp Active Priorities Group 0 Registers
AArch32	<a href="#"><u>ICH_AP1R&lt;n&gt;</u></a>	Interrupt Controller Hyp Active Priorities Group 1 Registers
AArch32	<a href="#"><u>ICH_EISR</u></a>	Interrupt Controller End of Interrupt Status Register
AArch32	<a href="#"><u>ICH_ELRSR</u></a>	Interrupt Controller Empty List Register Status Register
AArch32	<a href="#"><u>ICH_HCR</u></a>	Interrupt Controller Hyp Control Register
AArch32	<a href="#"><u>ICH_LR&lt;n&gt;</u></a>	Interrupt Controller List Registers
AArch32	<a href="#"><u>ICH_LRC&lt;n&gt;</u></a>	Interrupt Controller List Registers
AArch32	<a href="#"><u>ICH_MISR</u></a>	Interrupt Controller Maintenance Interrupt State Register
AArch32	<a href="#"><u>ICH_VMCR</u></a>	Interrupt Controller Virtual Machine Control Register
AArch32	<a href="#"><u>ICH_VTR</u></a>	Interrupt Controller VGIC Type Register
AArch32	<a href="#"><u>TLBIALLH</u></a>	TLB Invalidate All, Hyp mode
AArch32	<a href="#"><u>TLBIALLHIS</u></a>	TLB Invalidate All, Hyp mode, Inner Shareable
AArch32	<a href="#"><u>TLBIIPAS2</u></a>	TLB Invalidate by Intermediate Physical Address, Stage 2
AArch32	<a href="#"><u>TLBIIPAS2IS</u></a>	TLB Invalidate by Intermediate Physical Address, Stage 2, Inner Shareable
AArch32	<a href="#"><u>TLBIIPAS2L</u></a>	TLB Invalidate by Intermediate Physical Address, Stage 2, Last level
AArch32	<a href="#"><u>TLBIIPAS2LIS</u></a>	TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, Inner Shareable
AArch32	<a href="#"><u>TLBIMVAH</u></a>	TLB Invalidate by VA, Hyp mode
AArch32	<a href="#"><u>TLBIMVAHIS</u></a>	TLB Invalidate by VA, Hyp mode, Inner Shareable
AArch32	<a href="#"><u>TLBIMVALH</u></a>	TLB Invalidate by VA, Last level, Hyp mode

Exec state	Name	Description
AArch32	<a href="#">TLBIMVALHIS</a>	TLB Invalidate by VA, Last level, Hyp mode, Inner Shareable
AArch32	<a href="#">VMPIDR</a>	Virtualization Multiprocessor ID Register
AArch32	<a href="#">VPIDR</a>	Virtualization Processor ID Register
AArch32	<a href="#">VTCR</a>	Virtualization Translation Control Register
AArch32	<a href="#">VTTBR</a>	Virtualization Translation Table Base Register
AArch64	<a href="#">ACTLR_EL2</a>	Auxiliary Control Register (EL2)
AArch64	<a href="#">AFSR0_EL2</a>	Auxiliary Fault Status Register 0 (EL2)
AArch64	<a href="#">AFSR1_EL2</a>	Auxiliary Fault Status Register 1 (EL2)
AArch64	<a href="#">AMAIR_EL2</a>	Auxiliary Memory Attribute Indirection Register (EL2)
AArch64	<a href="#">CNTHCTL_EL2</a>	Counter-timer Hypervisor Control register
AArch64	<a href="#">CNTHPS_CTL_EL2</a>	Counter-timer Secure Physical Timer Control register (EL2)
AArch64	<a href="#">CNTHPS_CVAL_EL2</a>	Counter-timer Secure Physical Timer CompareValue register (EL2)
AArch64	<a href="#">CNTHPS_TVAL_EL2</a>	Counter-timer Secure Physical Timer TimerValue register (EL2)
AArch64	<a href="#">CNTHP_CTL_EL2</a>	Counter-timer Hypervisor Physical Timer Control register
AArch64	<a href="#">CNTHP_CVAL_EL2</a>	Counter-timer Physical Timer CompareValue register (EL2)
AArch64	<a href="#">CNTHP_TVAL_EL2</a>	Counter-timer Physical Timer TimerValue register (EL2)
AArch64	<a href="#">CNTVOFF_EL2</a>	Counter-timer Virtual Offset Register
AArch64	<a href="#">CPTR_EL2</a>	Architectural Feature Trap Register (EL2)
AArch64	<a href="#">ESR_EL2</a>	Exception Syndrome Register (EL2)
AArch64	<a href="#">FAR_EL2</a>	Fault Address Register (EL2)
AArch64	<a href="#">HACR_EL2</a>	Hypervisor Auxiliary Control Register

Exec state	Name	Description
AArch64	<a href="#">HCRX_EL2</a>	Extended Hypervisor Configuration Register
AArch64	<a href="#">HCR_EL2</a>	Hypervisor Configuration Register
AArch64	<a href="#">HFGITR2_EL2</a>	Hypervisor Fine-Grained Instruction Trap Register 2
AArch64	<a href="#">HPFAR_EL2</a>	Hypervisor IPA Fault Address Register
AArch64	<a href="#">HSTR_EL2</a>	Hypervisor System Trap Register
AArch64	<a href="#">ICC_SRE_EL2</a>	Interrupt Controller System Register Enable Register (EL2)
AArch64	<a href="#">ICH_AP0R&lt;n&gt;_EL2</a>	Interrupt Controller Hyp Active Priorities Group 0 Registers
AArch64	<a href="#">ICH_AP1R&lt;n&gt;_EL2</a>	Interrupt Controller Hyp Active Priorities Group 1 Registers
AArch64	<a href="#">ICH_EISR_EL2</a>	Interrupt Controller End of Interrupt Status Register
AArch64	<a href="#">ICH_ELRSR_EL2</a>	Interrupt Controller Empty List Register Status Register
AArch64	<a href="#">ICH_HCR_EL2</a>	Interrupt Controller Hyp Control Register
AArch64	<a href="#">ICH_LR&lt;n&gt;_EL2</a>	Interrupt Controller List Registers
AArch64	<a href="#">ICH_MISR_EL2</a>	Interrupt Controller Maintenance Interrupt State Register
AArch64	<a href="#">ICH_VMCR_EL2</a>	Interrupt Controller Virtual Machine Control Register
AArch64	<a href="#">ICH_VTR_EL2</a>	Interrupt Controller VGIC Type Register
AArch64	<a href="#">MAIR_EL2</a>	Memory Attribute Indirection Register (EL2)
AArch64	<a href="#">MDCR_EL2</a>	Monitor Debug Configuration Register (EL2)
AArch64	<a href="#">RMR_EL2</a>	Reset Management Register (EL2)
AArch64	<a href="#">SCTLR2_EL2</a>	System Control Register (EL2)
AArch64	<a href="#">SCTLR_EL2</a>	System Control Register (EL2)
AArch64	<a href="#">TCR2_EL2</a>	Extended Translation Control Register (EL2)

Exec state	Name	Description
AArch64	<a href="#">TCR_EL2</a>	Translation Control Register (EL2)
AArch64	<a href="#">TLBI IPAS2E1, TLBI IPAS2E1NXS</a>	TLB Invalidate by Intermediate Physical Address, Stage 2, EL1
AArch64	<a href="#">TLBI IPAS2E1IS, TLBI IPAS2E1ISNXS</a>	TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
AArch64	<a href="#">TLBI IPAS2E1IOS, TLBI IPAS2E1IOSNXS</a>	TLB Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
AArch64	<a href="#">TLBI IPAS2LE1, TLBI IPAS2LE1NXS</a>	TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1
AArch64	<a href="#">TLBI IPAS2LE1IS, TLBI IPAS2LE1ISNXS</a>	TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable
AArch64	<a href="#">TLBI IPAS2LE1IOS, TLBI IPAS2LE1IOSNXS</a>	TLB Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
AArch64	<a href="#">TLBI RIPAS2E1, TLBI RIPAS2E1NXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1
AArch64	<a href="#">TLBI RIPAS2E1IS, TLBI RIPAS2E1ISNXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
AArch64	<a href="#">TLBI RIPAS2E1IOS, TLBI RIPAS2E1IOSNXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
AArch64	<a href="#">TLBI RIPAS2LE1, TLBI RIPAS2LE1NXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1
AArch64	<a href="#">TLBI RIPAS2LE1IS, TLBI RIPAS2LE1ISNXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable

Exec state	Name	Description
AArch64	<a href="#"><u>TLBI RIPAS2LE1OS, TLBI RIPAS2LE1OSNXS</u></a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
AArch64	<a href="#"><u>TLBIP IPAS2E1, TLBIP IPAS2E1NXS</u></a>	TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1
AArch64	<a href="#"><u>TLBIP IPAS2E1IS, TLBIP IPAS2E1ISNXS</u></a>	TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
AArch64	<a href="#"><u>TLBIP IPAS2E1OS, TLBIP IPAS2E1OSNXS</u></a>	TLB Invalidate Pair by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
AArch64	<a href="#"><u>TLBIP IPAS2LE1, TLBIP IPAS2LE1NXS</u></a>	TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1
AArch64	<a href="#"><u>TLBIP IPAS2LE1IS, TLBIP IPAS2LE1ISNXS</u></a>	TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable
AArch64	<a href="#"><u>TLBIP IPAS2LE1OS, TLBIP IPAS2LE1OSNXS</u></a>	TLB Invalidate Pair by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
AArch64	<a href="#"><u>TLBIP RIPAS2E1, TLBIP RIPAS2E1NXS</u></a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1
AArch64	<a href="#"><u>TLBIP RIPAS2E1IS, TLBIP RIPAS2E1ISNXS</u></a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Inner Shareable
AArch64	<a href="#"><u>TLBIP RIPAS2E1OS, TLBIP RIPAS2E1OSNXS</u></a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, EL1, Outer Shareable
AArch64	<a href="#"><u>TLBIP RIPAS2LE1, TLBIP RIPAS2LE1NXS</u></a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1
AArch64	<a href="#"><u>TLBIP RIPAS2LE1IS, TLBIP RIPAS2LE1ISNXS</u></a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Inner Shareable

Exec state	Name	Description
AArch64	<a href="#">TLBIP RIPAS2LE1OS, TLBIP RIPAS2LE1OSNXS</a>	TLB Range Invalidate by Intermediate Physical Address, Stage 2, Last level, EL1, Outer Shareable
AArch64	<a href="#">TPIDR_EL2</a>	EL2 Software Thread ID Register
AArch64	<a href="#">TTBR0_EL2</a>	Translation Table Base Register 0 (EL2)
AArch64	<a href="#">TTBR1_EL2</a>	Translation Table Base Register 1 (EL2)
AArch64	<a href="#">VBAR_EL2</a>	Vector Base Address Register (EL2)
AArch64	<a href="#">VMPIDR_EL2</a>	Virtualization Multiprocessor ID Register
AArch64	<a href="#">VPIDR_EL2</a>	Virtualization Processor ID Register
AArch64	<a href="#">VTCR_EL2</a>	Virtualization Translation Control Register
AArch64	<a href="#">VTTBR_EL2</a>	Virtualization Translation Table Base Register

### In the Secure functional group:

Exec state	Name	Description
AArch32	<a href="#">ICC_MCTLR</a>	Interrupt Controller Monitor Control Register
AArch32	<a href="#">ICC_MSRE</a>	Interrupt Controller Monitor System Register Enable register
AArch32	<a href="#">MVBAR</a>	Monitor Vector Base Address Register
AArch32	<a href="#">NSACR</a>	Non-Secure Access Control Register
AArch32	<a href="#">SCR</a>	Secure Configuration Register
AArch32	<a href="#">SDCR</a>	Secure Debug Control Register
AArch32	<a href="#">SDER</a>	Secure Debug Enable Register
AArch64	<a href="#">ACTLR_EL3</a>	Auxiliary Control Register (EL3)
AArch64	<a href="#">AFSR0_EL3</a>	Auxiliary Fault Status Register 0 (EL3)
AArch64	<a href="#">AFSR1_EL3</a>	Auxiliary Fault Status Register 1 (EL3)
AArch64	<a href="#">AMAIR_EL3</a>	Auxiliary Memory Attribute Indirection Register (EL3)
AArch64	<a href="#">CPTR_EL3</a>	Architectural Feature Trap Register (EL3)
AArch64	<a href="#">ICC_CTLR_EL3</a>	Interrupt Controller Control Register (EL3)
AArch64	<a href="#">ICC_SRE_EL3</a>	Interrupt Controller System Register Enable Register (EL3)

Exec state	Name	Description
AArch64	<a href="#">MDCR_EL3</a>	Monitor Debug Configuration Register (EL3)
AArch64	<a href="#">SCR_EL3</a>	Secure Configuration Register
AArch64	<a href="#">SDER32_EL3</a>	AArch32 Secure Debug Enable Register
AArch64	<a href="#">VBAR_EL3</a>	Vector Base Address Register (EL3)

### In the Float functional group:

Exec state	Name	Description
AArch32	<a href="#">FPEXC</a>	Floating-Point Exception Control register
AArch32	<a href="#">FPSCR</a>	Floating-Point Status and Control Register
AArch32	<a href="#">FPSID</a>	Floating-Point System ID register
AArch32	<a href="#">MVFR0</a>	Media and VFP Feature Register 0
AArch32	<a href="#">MVFR1</a>	Media and VFP Feature Register 1
AArch32	<a href="#">MVFR2</a>	Media and VFP Feature Register 2
AArch64	<a href="#">FPCR</a>	Floating-point Control Register
AArch64	<a href="#">FPEXC32_EL2</a>	Floating-Point Exception Control Register
AArch64	<a href="#">FPSR</a>	Floating-point Status Register
AArch64	<a href="#">MVFR0_EL1</a>	AArch32 Media and VFP Feature Register 0
AArch64	<a href="#">MVFR1_EL1</a>	AArch32 Media and VFP Feature Register 1
AArch64	<a href="#">MVFR2_EL1</a>	AArch32 Media and VFP Feature Register 2

### In the Legacy functional group:

Exec state	Name	Description
AArch32	<a href="#">CP15DMB</a>	Data Memory Barrier System instruction
AArch32	<a href="#">CP15DSB</a>	Data Synchronization Barrier System instruction
AArch32	<a href="#">CP15ISB</a>	Instruction Synchronization Barrier System instruction
AArch32	<a href="#">FCSEIDR</a>	FCSE Process ID register
AArch32	<a href="#">JIDR</a>	Jazelle ID Register
AArch32	<a href="#">JMCR</a>	Jazelle Main Configuration Register
AArch32	<a href="#">JOSCR</a>	Jazelle OS Control Register



## In the Trace functional group:

Exec state	Name	Description
AArch64	<a href="#"><u>TRCACATR&lt;n&gt;</u></a>	Address Comparator Access Type Register <n>
AArch64	<a href="#"><u>TRCACVR&lt;n&gt;</u></a>	Address Comparator Value Register <n>
AArch64	<a href="#"><u>TRCAUXCTLR</u></a>	Auxiliary Control Register
AArch64	<a href="#"><u>TRCBBCTLR</u></a>	Branch Broadcast Control Register
AArch64	<a href="#"><u>TRCCCCTLR</u></a>	Cycle Count Control Register
AArch64	<a href="#"><u>TRCCIDCCTLR0</u></a>	Context Identifier Comparator Control Register 0
AArch64	<a href="#"><u>TRCCIDCCTLR1</u></a>	Context Identifier Comparator Control Register 1
AArch64	<a href="#"><u>TRCCIDCVR&lt;n&gt;</u></a>	Context Identifier Comparator Value Registers <n>
AArch64	<a href="#"><u>TRCCLAIMCLR</u></a>	Claim Tag Clear Register
AArch64	<a href="#"><u>TRCCLAIMSET</u></a>	Claim Tag Set Register
AArch64	<a href="#"><u>TRCCNTCTLR&lt;n&gt;</u></a>	Counter Control Register <n>
AArch64	<a href="#"><u>TRCCNTRLDVR&lt;n&gt;</u></a>	Counter Reload Value Register <n>
AArch64	<a href="#"><u>TRCCNTVR&lt;n&gt;</u></a>	Counter Value Register <n>
AArch64	<a href="#"><u>TRCCONFIGR</u></a>	Trace Configuration Register
AArch64	<a href="#"><u>TRCEVENTCTL0R</u></a>	Event Control 0 Register
AArch64	<a href="#"><u>TRCEVENTCTL1R</u></a>	Event Control 1 Register
AArch64	<a href="#"><u>TRCEXTINSELR&lt;n&gt;</u></a>	External Input Select Register <n>
AArch64	<a href="#"><u>TRCIDR0</u></a>	ID Register 0
AArch64	<a href="#"><u>TRCIDR1</u></a>	ID Register 1
AArch64	<a href="#"><u>TRCIDR10</u></a>	ID Register 10
AArch64	<a href="#"><u>TRCIDR11</u></a>	ID Register 11
AArch64	<a href="#"><u>TRCIDR12</u></a>	ID Register 12
AArch64	<a href="#"><u>TRCIDR13</u></a>	ID Register 13
AArch64	<a href="#"><u>TRCIDR2</u></a>	ID Register 2
AArch64	<a href="#"><u>TRCIDR3</u></a>	ID Register 3
AArch64	<a href="#"><u>TRCIDR4</u></a>	ID Register 4
AArch64	<a href="#"><u>TRCIDR5</u></a>	ID Register 5
AArch64	<a href="#"><u>TRCIDR6</u></a>	ID Register 6
AArch64	<a href="#"><u>TRCIDR7</u></a>	ID Register 7
AArch64	<a href="#"><u>TRCIDR8</u></a>	ID Register 8
AArch64	<a href="#"><u>TRCIDR9</u></a>	ID Register 9
AArch64	<a href="#"><u>TRCIMSPEC0</u></a>	IMP DEF Register 0
AArch64	<a href="#"><u>TRCIMSPEC&lt;n&gt;</u></a>	IMP DEF Register <n>

Exec state	Name	Description
AArch64	<a href="#"><u>TRCITECR_EL1</u></a>	Instrumentation Trace Control Register (EL1)
AArch64	<a href="#"><u>TRCITECR_EL2</u></a>	Instrumentation Trace Control Register (EL2)
AArch64	<a href="#"><u>TRCITEEDCR</u></a>	Instrumentation Trace Extension External Debug Control Register
AArch64	<a href="#"><u>TRCPRGCTLR</u></a>	Programming Control Register
AArch64	<a href="#"><u>TRCQCTLR</u></a>	Q Element Control Register
AArch64	<a href="#"><u>TRCRSCTLR&lt;n&gt;</u></a>	Resource Selection Control Register <n>
AArch64	<a href="#"><u>TRCRSR</u></a>	Resources Status Register
AArch64	<a href="#"><u>TRCSEQEVR&lt;n&gt;</u></a>	Sequencer State Transition Control Register <n>
AArch64	<a href="#"><u>TRCSEQRSTEV</u></a>	Sequencer Reset Control Register
AArch64	<a href="#"><u>TRCSEQSTR</u></a>	Sequencer State Register
AArch64	<a href="#"><u>TRCSSCCR&lt;n&gt;</u></a>	Single-shot Comparator Control Register <n>
AArch64	<a href="#"><u>TRCSSCSR&lt;n&gt;</u></a>	Single-shot Comparator Control Status Register <n>
AArch64	<a href="#"><u>TRCSSPCICR&lt;n&gt;</u></a>	Single-shot Processing Element Comparator Input Control Register <n>
AArch64	<a href="#"><u>TRCSTALLCTLR</u></a>	Stall Control Register
AArch64	<a href="#"><u>TRCSTATR</u></a>	Trace Status Register
AArch64	<a href="#"><u>TRCSYNCP</u></a>	Synchronization Period Register
AArch64	<a href="#"><u>TRCTRACEIDR</u></a>	Trace ID Register
AArch64	<a href="#"><u>TRCTSCTLR</u></a>	Timestamp Control Register
AArch64	<a href="#"><u>TRCVICTLR</u></a>	ViewInst Main Control Register
AArch64	<a href="#"><u>TRCVIIECTLR</u></a>	ViewInst Include/Exclude Control Register
AArch64	<a href="#"><u>TRCVIPCSSCTLR</u></a>	ViewInst Start/Stop PE Comparator Control Register
AArch64	<a href="#"><u>TRCVISSCTLR</u></a>	ViewInst Start/Stop Control Register
AArch64	<a href="#"><u>TRCVMIDCCTLR0</u></a>	Virtual Context Identifier Comparator Control Register 0
AArch64	<a href="#"><u>TRCVMIDCCTLR1</u></a>	Virtual Context Identifier Comparator Control Register 1
AArch64	<a href="#"><u>TRCVMIDCVR&lt;n&gt;</u></a>	Virtual Context Identifier Comparator Value Register <n>
External	<a href="#"><u>TRCACATR&lt;n&gt;</u></a>	Address Comparator Access Type Register <n>
External	<a href="#"><u>TRCACVR&lt;n&gt;</u></a>	Address Comparator Value Register <n>
External	<a href="#"><u>TRCAUXCTLR</u></a>	Auxiliary Control Register

Exec state	Name	Description
External	<a href="#">TRCBBCTLR</a>	Branch Broadcast Control Register
External	<a href="#">TRCCCCTLR</a>	Cycle Count Control Register
External	<a href="#">TRCCIDCCTLR0</a>	Context Identifier Comparator Control Register 0
External	<a href="#">TRCCIDCCTLR1</a>	Context Identifier Comparator Control Register 1
External	<a href="#">TRCCIDCVR&lt;n&gt;</a>	Context Identifier Comparator Value Registers <n>
External	<a href="#">TRCCLAIMCLR</a>	Claim Tag Clear Register
External	<a href="#">TRCCLAIMSET</a>	Claim Tag Set Register
External	<a href="#">TRCCNTCTLR&lt;n&gt;</a>	Counter Control Register <n>
External	<a href="#">TRCCNTRLDVR&lt;n&gt;</a>	Counter Reload Value Register <n>
External	<a href="#">TRCCNTVR&lt;n&gt;</a>	Counter Value Register <n>
External	<a href="#">TRCCONFIGR</a>	Trace Configuration Register
External	<a href="#">TRCEVENTCTL0R</a>	Event Control 0 Register
External	<a href="#">TRCEVENTCTL1R</a>	Event Control 1 Register
External	<a href="#">TRCEXTINSELR&lt;n&gt;</a>	External Input Select Register <n>
External	<a href="#">TRCIDR0</a>	ID Register 0
External	<a href="#">TRCIDR1</a>	ID Register 1
External	<a href="#">TRCIDR10</a>	ID Register 10
External	<a href="#">TRCIDR11</a>	ID Register 11
External	<a href="#">TRCIDR12</a>	ID Register 12
External	<a href="#">TRCIDR13</a>	ID Register 13
External	<a href="#">TRCIDR2</a>	ID Register 2
External	<a href="#">TRCIDR3</a>	ID Register 3
External	<a href="#">TRCIDR4</a>	ID Register 4
External	<a href="#">TRCIDR5</a>	ID Register 5
External	<a href="#">TRCIDR6</a>	ID Register 6
External	<a href="#">TRCIDR7</a>	ID Register 7
External	<a href="#">TRCIDR8</a>	ID Register 8
External	<a href="#">TRCIDR9</a>	ID Register 9
External	<a href="#">TRCIMSPEC0</a>	IMP DEF Register 0
External	<a href="#">TRCIMSPEC&lt;n&gt;</a>	IMP DEF Register <n>
External	<a href="#">TRCITEEDCR</a>	Instrumentation Trace Extension External Debug Control Register
External	<a href="#">TRCPRGCTLR</a>	Programming Control Register
External	<a href="#">TRCQCTLR</a>	Q Element Control Register
External	<a href="#">TRCRSCTLR&lt;n&gt;</a>	Resource Selection Control Register <n>
External	<a href="#">TRCRSR</a>	Resources Status Register

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
External	<a href="#"><u>TRCSEQEVR&lt;n&gt;</u></a>	Sequencer State Transition Control Register <n>
External	<a href="#"><u>TRCSEQRSTEV</u></a>	Sequencer Reset Control Register
External	<a href="#"><u>TRCSEQSTR</u></a>	Sequencer State Register
External	<a href="#"><u>TRCSSCCR&lt;n&gt;</u></a>	Single-shot Comparator Control Register <n>
External	<a href="#"><u>TRCSSCSR&lt;n&gt;</u></a>	Single-shot Comparator Control Status Register <n>
External	<a href="#"><u>TRCSSPCICR&lt;n&gt;</u></a>	Single-shot Processing Element Comparator Input Control Register <n>
External	<a href="#"><u>TRCSTALLCTLR</u></a>	Stall Control Register
External	<a href="#"><u>TRCSTATR</u></a>	Trace Status Register
External	<a href="#"><u>TRCSYNCPR</u></a>	Synchronization Period Register
External	<a href="#"><u>TRCTRACEIDR</u></a>	Trace ID Register
External	<a href="#"><u>TRCTSCTLR</u></a>	Timestamp Control Register
External	<a href="#"><u>TRCVICTLR</u></a>	ViewInst Main Control Register
External	<a href="#"><u>TRCVIIECTLR</u></a>	ViewInst Include/Exclude Control Register
External	<a href="#"><u>TRCVIPCSSCTLR</u></a>	ViewInst Start/Stop PE Comparator Control Register
External	<a href="#"><u>TRCVISSCTLR</u></a>	ViewInst Start/Stop Control Register
External	<a href="#"><u>TRCVMIDCCTLR0</u></a>	Virtual Context Identifier Comparator Control Register 0
External	<a href="#"><u>TRCVMIDCCTLR1</u></a>	Virtual Context Identifier Comparator Control Register 1
External	<a href="#"><u>TRCVMIDCVR&lt;n&gt;</u></a>	Virtual Context Identifier Comparator Value Register <n>

### **In the Trace management functional group:**

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
AArch64	<a href="#"><u>TRCAUTHSTATUS</u></a>	Authentication Status Register
AArch64	<a href="#"><u>TRCDEVARCH</u></a>	Device Architecture Register
AArch64	<a href="#"><u>TRCDEVID</u></a>	Device Configuration Register
AArch64	<a href="#"><u>TRCOSLSR</u></a>	Trace OS Lock Status Register
External	<a href="#"><u>TRCAUTHSTATUS</u></a>	Authentication Status Register
External	<a href="#"><u>TRCCIDR0</u></a>	Component Identification Register 0
External	<a href="#"><u>TRCCIDR1</u></a>	Component Identification Register 1
External	<a href="#"><u>TRCCIDR2</u></a>	Component Identification Register 2

Exec state	Name	Description
External	<a href="#">TRCCIDR3</a>	Component Identification Register 3
External	<a href="#">TRCDEVAFF</a>	Device Affinity Register
External	<a href="#">TRCDEVARCH</a>	Device Architecture Register
External	<a href="#">TRCDEVID</a>	Device Configuration Register
External	<a href="#">TRCDEVID1</a>	Device Configuration Register 1
External	<a href="#">TRCDEVID2</a>	Device Configuration Register 2
External	<a href="#">TRCDEVTYPE</a>	Device Type Register
External	<a href="#">TRCITCTRL</a>	Integration Mode Control Register
External	<a href="#">TRCLAR</a>	Lock Access Register
External	<a href="#">TRCLSR</a>	Lock Status Register
External	<a href="#">TRCOSLSR</a>	Trace OS Lock Status Register
External	<a href="#">TRCPDCR</a>	PowerDown Control Register
External	<a href="#">TRCPDSR</a>	PowerDown Status Register
External	<a href="#">TRCPIDR0</a>	Peripheral Identification Register 0
External	<a href="#">TRCPIDR1</a>	Peripheral Identification Register 1
External	<a href="#">TRCPIDR2</a>	Peripheral Identification Register 2
External	<a href="#">TRCPIDR3</a>	Peripheral Identification Register 3
External	<a href="#">TRCPIDR4</a>	Peripheral Identification Register 4
External	<a href="#">TRCPIDR5</a>	Peripheral Identification Register 5
External	<a href="#">TRCPIDR6</a>	Peripheral Identification Register 6
External	<a href="#">TRCPIDR7</a>	Peripheral Identification Register 7

### In the TRBE functional group:

Exec state	Name	Description
AArch64	<a href="#">TRBBASER_EL1</a>	Trace Buffer Base Address Register
AArch64	<a href="#">TRBIDR_EL1</a>	Trace Buffer ID Register
AArch64	<a href="#">TRBLIMITR_EL1</a>	Trace Buffer Limit Address Register
AArch64	<a href="#">TRBMAR_EL1</a>	Trace Buffer Memory Attribute Register
AArch64	<a href="#">TRBMPAM_EL1</a>	Trace Buffer MPAM Configuration Register
AArch64	<a href="#">TRBPTR_EL1</a>	Trace Buffer Write Pointer Register
AArch64	<a href="#">TRBSR_EL1</a>	Trace Buffer Status/syndrome Register
AArch64	<a href="#">TRBTRG_EL1</a>	Trace Buffer Trigger Counter Register
External	<a href="#">TRBAUTHSTATUS</a>	Authentication Status Register
External	<a href="#">TRBBASER_EL1</a>	Trace Buffer Base Address Register
External	<a href="#">TRBCIDR0</a>	Component Identification Register 0

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
External	<a href="#"><u>TRBCIDR1</u></a>	Component Identification Register 1
External	<a href="#"><u>TRBCIDR2</u></a>	Component Identification Register 2
External	<a href="#"><u>TRBCIDR3</u></a>	Component Identification Register 3
External	<a href="#"><u>TRBCR</u></a>	Trace Buffer Control Register
External	<a href="#"><u>TRBDEVAFF</u></a>	Device Affinity Register
External	<a href="#"><u>TRBDEVARCH</u></a>	Trace Buffer Device Architecture Register
External	<a href="#"><u>TRBDEVID</u></a>	Device Configuration Register
External	<a href="#"><u>TRBDEVID1</u></a>	Device Configuration Register 1
External	<a href="#"><u>TRBDEVID2</u></a>	Device Configuration Register 2
External	<a href="#"><u>TRBDEVTYPE</u></a>	Device Type Register
External	<a href="#"><u>TRBIDR_EL1</u></a>	Trace Buffer ID Register
External	<a href="#"><u>TRBITCTRL</u></a>	Integration Mode Control Register
External	<a href="#"><u>TRBLAR</u></a>	Lock Access Register
External	<a href="#"><u>TRBLIMITR_EL1</u></a>	Trace Buffer Limit Address Register
External	<a href="#"><u>TRBLSR</u></a>	Lock Status Register
External	<a href="#"><u>TRBMAR_EL1</u></a>	Trace Buffer Memory Attribute Register
External	<a href="#"><u>TRBMPAM_EL1</u></a>	Trace Buffer MPAM Configuration Register
External	<a href="#"><u>TRBPIDR0</u></a>	Peripheral Identification Register 0
External	<a href="#"><u>TRBPIDR1</u></a>	Peripheral Identification Register 1
External	<a href="#"><u>TRBPIDR2</u></a>	Peripheral Identification Register 2
External	<a href="#"><u>TRBPIDR3</u></a>	Peripheral Identification Register 3
External	<a href="#"><u>TRBPIDR4</u></a>	Peripheral Identification Register 4
External	<a href="#"><u>TRBPIDR5</u></a>	Peripheral Identification Register 5
External	<a href="#"><u>TRBPIDR6</u></a>	Peripheral Identification Register 6
External	<a href="#"><u>TRBPIDR7</u></a>	Peripheral Identification Register 7
External	<a href="#"><u>TRBPTR_EL1</u></a>	Trace Buffer Write Pointer Register
External	<a href="#"><u>TRBSR_EL1</u></a>	Trace Buffer Status/syndrome Register
External	<a href="#"><u>TRBTRG_EL1</u></a>	Trace Buffer Trigger Counter Register

### In the GIC functional group:

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
AArch32	<a href="#"><u>ICC_AP0R&lt;n&gt;</u></a>	Interrupt Controller Active Priorities Group 0 Registers

Exec state	Name	Description
AArch32	<a href="#">ICC_AP1R&lt;n&gt;</a>	Interrupt Controller Active Priorities Group 1 Registers
AArch32	<a href="#">ICC_ASGI1R</a>	Interrupt Controller Alias Software Generated Interrupt Group 1 Register
AArch32	<a href="#">ICC_BPR0</a>	Interrupt Controller Binary Point Register 0
AArch32	<a href="#">ICC_BPR1</a>	Interrupt Controller Binary Point Register 1
AArch32	<a href="#">ICC_CTLR</a>	Interrupt Controller Control Register
AArch32	<a href="#">ICC_DIR</a>	Interrupt Controller Deactivate Interrupt Register
AArch32	<a href="#">ICC_EOIR0</a>	Interrupt Controller End Of Interrupt Register 0
AArch32	<a href="#">ICC_EOIR1</a>	Interrupt Controller End Of Interrupt Register 1
AArch32	<a href="#">ICC_HPPIR0</a>	Interrupt Controller Highest Priority Pending Interrupt Register 0
AArch32	<a href="#">ICC_HPPIR1</a>	Interrupt Controller Highest Priority Pending Interrupt Register 1
AArch32	<a href="#">ICC_HSRE</a>	Interrupt Controller Hyp System Register Enable register
AArch32	<a href="#">ICC_IAR0</a>	Interrupt Controller Interrupt Acknowledge Register 0
AArch32	<a href="#">ICC_IAR1</a>	Interrupt Controller Interrupt Acknowledge Register 1
AArch32	<a href="#">ICC_IGRPEN0</a>	Interrupt Controller Interrupt Group 0 Enable register
AArch32	<a href="#">ICC_IGRPEN1</a>	Interrupt Controller Interrupt Group 1 Enable register
AArch32	<a href="#">ICC_MCTLR</a>	Interrupt Controller Monitor Control Register
AArch32	<a href="#">ICC_MGRPEN1</a>	Interrupt Controller Monitor Interrupt Group 1 Enable register
AArch32	<a href="#">ICC_MSRE</a>	Interrupt Controller Monitor System Register Enable register
AArch32	<a href="#">ICC_PMR</a>	Interrupt Controller Interrupt Priority Mask Register
AArch32	<a href="#">ICC_RPR</a>	Interrupt Controller Running Priority Register
AArch32	<a href="#">ICC_SGI0R</a>	Interrupt Controller Software Generated Interrupt Group 0 Register



Exec state	Name	Description
AArch32	<a href="#">ICC_SGI1R</a>	Interrupt Controller Software Generated Interrupt Group 1 Register
AArch32	<a href="#">ICC_SRE</a>	Interrupt Controller System Register Enable register
AArch32	<a href="#">ICH_AP0R&lt;n&gt;</a>	Interrupt Controller Hyp Active Priorities Group 0 Registers
AArch32	<a href="#">ICH_AP1R&lt;n&gt;</a>	Interrupt Controller Hyp Active Priorities Group 1 Registers
AArch32	<a href="#">ICH_EISR</a>	Interrupt Controller End of Interrupt Status Register
AArch32	<a href="#">ICH_ELRSR</a>	Interrupt Controller Empty List Register Status Register
AArch32	<a href="#">ICH_HCR</a>	Interrupt Controller Hyp Control Register
AArch32	<a href="#">ICH_LR&lt;n&gt;</a>	Interrupt Controller List Registers
AArch32	<a href="#">ICH_LRC&lt;n&gt;</a>	Interrupt Controller List Registers
AArch32	<a href="#">ICH_MISR</a>	Interrupt Controller Maintenance Interrupt State Register
AArch32	<a href="#">ICH_VMCR</a>	Interrupt Controller Virtual Machine Control Register
AArch32	<a href="#">ICH_VTR</a>	Interrupt Controller VGIC Type Register
AArch32	<a href="#">ICV_AP0R&lt;n&gt;</a>	Interrupt Controller Virtual Active Priorities Group 0 Registers
AArch32	<a href="#">ICV_AP1R&lt;n&gt;</a>	Interrupt Controller Virtual Active Priorities Group 1 Registers
AArch32	<a href="#">ICV_BPR0</a>	Interrupt Controller Virtual Binary Point Register 0
AArch32	<a href="#">ICV_BPR1</a>	Interrupt Controller Virtual Binary Point Register 1
AArch32	<a href="#">ICV_CTLR</a>	Interrupt Controller Virtual Control Register
AArch32	<a href="#">ICV_DIR</a>	Interrupt Controller Deactivate Virtual Interrupt Register
AArch32	<a href="#">ICV_EOIR0</a>	Interrupt Controller Virtual End Of Interrupt Register 0
AArch32	<a href="#">ICV_EOIR1</a>	Interrupt Controller Virtual End Of Interrupt Register 1
AArch32	<a href="#">ICV_HPPIR0</a>	Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0
AArch32	<a href="#">ICV_HPPIR1</a>	Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
AArch32	<a href="#"><u>ICV_IAR0</u></a>	Interrupt Controller Virtual Interrupt Acknowledge Register 0
AArch32	<a href="#"><u>ICV_IAR1</u></a>	Interrupt Controller Virtual Interrupt Acknowledge Register 1
AArch32	<a href="#"><u>ICV_IGRPEN0</u></a>	Interrupt Controller Virtual Interrupt Group 0 Enable register
AArch32	<a href="#"><u>ICV_IGRPEN1</u></a>	Interrupt Controller Virtual Interrupt Group 1 Enable register
AArch32	<a href="#"><u>ICV_PMR</u></a>	Interrupt Controller Virtual Interrupt Priority Mask Register
AArch32	<a href="#"><u>ICV_RPR</u></a>	Interrupt Controller Virtual Running Priority Register
AArch64	<a href="#"><u>ICC_AP0R&lt;n&gt;_EL1</u></a>	Interrupt Controller Active Priorities Group 0 Registers
AArch64	<a href="#"><u>ICC_AP1R&lt;n&gt;_EL1</u></a>	Interrupt Controller Active Priorities Group 1 Registers
AArch64	<a href="#"><u>ICC_ASGI1R_EL1</u></a>	Interrupt Controller Alias Software Generated Interrupt Group 1 Register
AArch64	<a href="#"><u>ICC_BPR0_EL1</u></a>	Interrupt Controller Binary Point Register 0
AArch64	<a href="#"><u>ICC_BPR1_EL1</u></a>	Interrupt Controller Binary Point Register 1
AArch64	<a href="#"><u>ICC_CTLR_EL1</u></a>	Interrupt Controller Control Register (EL1)
AArch64	<a href="#"><u>ICC_CTLR_EL3</u></a>	Interrupt Controller Control Register (EL3)
AArch64	<a href="#"><u>ICC_DIR_EL1</u></a>	Interrupt Controller Deactivate Interrupt Register
AArch64	<a href="#"><u>ICC_EOIR0_EL1</u></a>	Interrupt Controller End Of Interrupt Register 0
AArch64	<a href="#"><u>ICC_EOIR1_EL1</u></a>	Interrupt Controller End Of Interrupt Register 1
AArch64	<a href="#"><u>ICC_HPPIR0_EL1</u></a>	Interrupt Controller Highest Priority Pending Interrupt Register 0
AArch64	<a href="#"><u>ICC_HPPIR1_EL1</u></a>	Interrupt Controller Highest Priority Pending Interrupt Register 1
AArch64	<a href="#"><u>ICC_IAR0_EL1</u></a>	Interrupt Controller Interrupt Acknowledge Register 0
AArch64	<a href="#"><u>ICC_IAR1_EL1</u></a>	Interrupt Controller Interrupt Acknowledge Register 1
AArch64	<a href="#"><u>ICC_IGRPEN0_EL1</u></a>	Interrupt Controller Interrupt Group 0 Enable register

Exec state	Name	Description
AArch64	<a href="#"><u>ICC_IGRPEN1_EL1</u></a>	Interrupt Controller Interrupt Group 1 Enable register
AArch64	<a href="#"><u>ICC_IGRPEN1_EL3</u></a>	Interrupt Controller Interrupt Group 1 Enable register (EL3)
AArch64	<a href="#"><u>ICC_NMIAR1_EL1</u></a>	Interrupt Controller Non-maskable Interrupt Acknowledge Register 1
AArch64	<a href="#"><u>ICC_PMR_EL1</u></a>	Interrupt Controller Interrupt Priority Mask Register
AArch64	<a href="#"><u>ICC_RPR_EL1</u></a>	Interrupt Controller Running Priority Register
AArch64	<a href="#"><u>ICC_SGI0R_EL1</u></a>	Interrupt Controller Software Generated Interrupt Group 0 Register
AArch64	<a href="#"><u>ICC_SGI1R_EL1</u></a>	Interrupt Controller Software Generated Interrupt Group 1 Register
AArch64	<a href="#"><u>ICC_SRE_EL1</u></a>	Interrupt Controller System Register Enable Register (EL1)
AArch64	<a href="#"><u>ICC_SRE_EL2</u></a>	Interrupt Controller System Register Enable Register (EL2)
AArch64	<a href="#"><u>ICC_SRE_EL3</u></a>	Interrupt Controller System Register Enable Register (EL3)
AArch64	<a href="#"><u>ICH_AP0R&lt;n&gt;_EL2</u></a>	Interrupt Controller Hyp Active Priorities Group 0 Registers
AArch64	<a href="#"><u>ICH_AP1R&lt;n&gt;_EL2</u></a>	Interrupt Controller Hyp Active Priorities Group 1 Registers
AArch64	<a href="#"><u>ICH_EISR_EL2</u></a>	Interrupt Controller End of Interrupt Status Register
AArch64	<a href="#"><u>ICH_ELRSR_EL2</u></a>	Interrupt Controller Empty List Register Status Register
AArch64	<a href="#"><u>ICH_HCR_EL2</u></a>	Interrupt Controller Hyp Control Register
AArch64	<a href="#"><u>ICH_LR&lt;n&gt;_EL2</u></a>	Interrupt Controller List Registers
AArch64	<a href="#"><u>ICH_MISR_EL2</u></a>	Interrupt Controller Maintenance Interrupt State Register
AArch64	<a href="#"><u>ICH_VMCR_EL2</u></a>	Interrupt Controller Virtual Machine Control Register
AArch64	<a href="#"><u>ICH_VTR_EL2</u></a>	Interrupt Controller VGIC Type Register
AArch64	<a href="#"><u>ICV_AP0R&lt;n&gt;_EL1</u></a>	Interrupt Controller Virtual Active Priorities Group 0 Registers
AArch64	<a href="#"><u>ICV_AP1R&lt;n&gt;_EL1</u></a>	Interrupt Controller Virtual Active Priorities Group 1 Registers
AArch64	<a href="#"><u>ICV_BPR0_EL1</u></a>	Interrupt Controller Virtual Binary Point Register 0

Exec state	Name	Description
AArch64	<a href="#">ICV_BPR1_EL1</a>	Interrupt Controller Virtual Binary Point Register 1
AArch64	<a href="#">ICV_CTLR_EL1</a>	Interrupt Controller Virtual Control Register
AArch64	<a href="#">ICV_DIR_EL1</a>	Interrupt Controller Deactivate Virtual Interrupt Register
AArch64	<a href="#">ICV_EOIR0_EL1</a>	Interrupt Controller Virtual End Of Interrupt Register 0
AArch64	<a href="#">ICV_EOIR1_EL1</a>	Interrupt Controller Virtual End Of Interrupt Register 1
AArch64	<a href="#">ICV_HPPIR0_EL1</a>	Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0
AArch64	<a href="#">ICV_HPPIR1_EL1</a>	Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1
AArch64	<a href="#">ICV_IAR0_EL1</a>	Interrupt Controller Virtual Interrupt Acknowledge Register 0
AArch64	<a href="#">ICV_IAR1_EL1</a>	Interrupt Controller Virtual Interrupt Acknowledge Register 1
AArch64	<a href="#">ICV_IGRPEN0_EL1</a>	Interrupt Controller Virtual Interrupt Group 0 Enable register
AArch64	<a href="#">ICV_IGRPEN1_EL1</a>	Interrupt Controller Virtual Interrupt Group 1 Enable register
AArch64	<a href="#">ICV_NMIAR1_EL1</a>	Interrupt Controller Virtual Non-maskable Interrupt Acknowledge Register 1
AArch64	<a href="#">ICV_PMR_EL1</a>	Interrupt Controller Virtual Interrupt Priority Mask Register
AArch64	<a href="#">ICV_RPR_EL1</a>	Interrupt Controller Virtual Running Priority Register

### In the GICD functional group:

Exec state	Name	Description
External	<a href="#">GICD_CLRSPI_NSR</a>	Clear Non-secure SPI Pending Register
External	<a href="#">GICD_CLRSPI_SR</a>	Clear Secure SPI Pending Register
External	<a href="#">GICD_CPENDSGIR&lt;n&gt;</a>	SPI Clear-Pending Registers
External	<a href="#">GICD_CTLR</a>	Distributor Control Register
External	<a href="#">GICD_ICACTIVER&lt;n&gt;</a>	Interrupt Clear-Active Registers

Exec state	Name	Description
External	<a href="#"><u>GICD_ICACTIVER&lt;n&gt;E</u></a>	Interrupt Clear-Active Registers (extended SPI range)
External	<a href="#"><u>GICD_ICENABLER&lt;n&gt;</u></a>	Interrupt Clear-Enable Registers
External	<a href="#"><u>GICD_ICENABLER&lt;n&gt;E</u></a>	Interrupt Clear-Enable Registers
External	<a href="#"><u>GICD_ICFGR&lt;n&gt;</u></a>	Interrupt Configuration Registers
External	<a href="#"><u>GICD_ICFGR&lt;n&gt;E</u></a>	Interrupt Configuration Registers (Extended SPI Range)
External	<a href="#"><u>GICD_ICPENDR&lt;n&gt;</u></a>	Interrupt Clear-Pending Registers
External	<a href="#"><u>GICD_ICPENDR&lt;n&gt;E</u></a>	Interrupt Clear-Pending Registers (extended SPI range)
External	<a href="#"><u>GICD_IGROUPR&lt;n&gt;</u></a>	Interrupt Group Registers
External	<a href="#"><u>GICD_IGROUPR&lt;n&gt;E</u></a>	Interrupt Group Registers (extended SPI range)
External	<a href="#"><u>GICD_IGRPMODR&lt;n&gt;</u></a>	Interrupt Group Modifier Registers
External	<a href="#"><u>GICD_IGRPMODR&lt;n&gt;E</u></a>	Interrupt Group Modifier Registers (extended SPI range)
External	<a href="#"><u>GICD_IIDR</u></a>	Distributor Implementer Identification Register
External	<a href="#"><u>GICD_INMIR&lt;n&gt;</u></a>	Non-maskable Interrupt Registers, x = 0 to 31
External	<a href="#"><u>GICD_INMIR&lt;n&gt;E</u></a>	Non-maskable Interrupt Registers for Extended SPIs, x = 0 to 31
External	<a href="#"><u>GICD_IPRIORITYR&lt;n&gt;</u></a>	Interrupt Priority Registers
External	<a href="#"><u>GICD_IPRIORITYR&lt;n&gt;E</u></a>	Holds the priority of the corresponding interrupt for each extended SPI supported by the GIC.
External	<a href="#"><u>GICD_IROUTER&lt;n&gt;</u></a>	Interrupt Routing Registers
External	<a href="#"><u>GICD_IROUTER&lt;n&gt;E</u></a>	Interrupt Routing Registers (Extended SPI Range)
External	<a href="#"><u>GICD_ISACTIVER&lt;n&gt;</u></a>	Interrupt Set-Active Registers
External	<a href="#"><u>GICD_ISACTIVER&lt;n&gt;E</u></a>	Interrupt Set-Active Registers (extended SPI range)
External	<a href="#"><u>GICD_ISENABLER&lt;n&gt;</u></a>	Interrupt Set-Enable Registers
External	<a href="#"><u>GICD_ISENABLER&lt;n&gt;E</u></a>	Interrupt Set-Enable Registers

Exec state	Name	Description
External	<a href="#">GICD_ISPENDR&lt;n&gt;</a>	Interrupt Set-Pending Registers
External	<a href="#">GICD_ISPENDR&lt;n&gt;E</a>	Interrupt Set-Pending Registers (extended SPI range)
External	<a href="#">GICD_ITARGETSR&lt;n&gt;</a>	Interrupt Processor Targets Registers
External	<a href="#">GICD_NSACR&lt;n&gt;</a>	Non-secure Access Control Registers
External	<a href="#">GICD_NSACR&lt;n&gt;E</a>	Non-secure Access Control Registers
External	<a href="#">GICD_SETSPI_NSR</a>	Set Non-secure SPI Pending Register
External	<a href="#">GICD_SETSPI_SR</a>	Set Secure SPI Pending Register
External	<a href="#">GICD_SGIR</a>	Software Generated Interrupt Register
External	<a href="#">GICD_SPENDSGIR&lt;n&gt;</a>	SGI Set-Pending Registers
External	<a href="#">GICD_STATUSR</a>	Error Reporting Status Register
External	<a href="#">GICD_TYPER</a>	Interrupt Controller Type Register
External	<a href="#">GICD_TYPER2</a>	Interrupt Controller Type Register 2
External	<a href="#">GICM_CLRSPI_NSR</a>	Clear Non-secure SPI Pending Register
External	<a href="#">GICM_CLRSPI_SR</a>	Clear Secure SPI Pending Register
External	<a href="#">GICM_IIDR</a>	Distributor Implementer Identification Register
External	<a href="#">GICM_SETSPI_NSR</a>	Set Non-secure SPI Pending Register
External	<a href="#">GICM_SETSPI_SR</a>	Set Secure SPI Pending Register
External	<a href="#">GICM_TYPER</a>	Distributor MSI Type Register

### In the GICR functional group:

Exec state	Name	Description
External	<a href="#">GICR_CLRLPIR</a>	Clear LPI Pending Register
External	<a href="#">GICR_CTLR</a>	Redistributor Control Register
External	<a href="#">GICR_ICACTIVER0</a>	Interrupt Clear-Active Register 0
External	<a href="#">GICR_ICACTIVER&lt;n&gt;E</a>	Interrupt Clear-Active Registers

Exec state	Name	Description
External	<a href="#"><u>GICR_ICENABLER0</u></a>	Interrupt Clear-Enable Register 0
External	<a href="#"><u>GICR_ICENABLER&lt;n&gt;E</u></a>	Interrupt Clear-Enable Registers
External	<a href="#"><u>GICR_ICFGR0</u></a>	Interrupt Configuration Register 0
External	<a href="#"><u>GICR_ICFGR1</u></a>	Interrupt Configuration Register 1
External	<a href="#"><u>GICR_ICFGR&lt;n&gt;E</u></a>	Interrupt configuration registers
External	<a href="#"><u>GICR_ICPENDR0</u></a>	Interrupt Clear-Pending Register 0
External	<a href="#"><u>GICR_ICPENDR&lt;n&gt;E</u></a>	Interrupt Clear-Pending Registers
External	<a href="#"><u>GICR_IGROUPR0</u></a>	Interrupt Group Register 0
External	<a href="#"><u>GICR_IGROUPR&lt;n&gt;E</u></a>	Interrupt Group Registers
External	<a href="#"><u>GICR_IGRPMODR0</u></a>	Interrupt Group Modifier Register 0
External	<a href="#"><u>GICR_IGRPMODR&lt;n&gt;E</u></a>	Interrupt Group Modifier Registers
External	<a href="#"><u>GICR_IIDR</u></a>	Redistributor Implementer Identification Register
External	<a href="#"><u>GICR_INMIRO</u></a>	Non-maskable Interrupt Register for PPIs.
External	<a href="#"><u>GICR_INMIR&lt;n&gt;E</u></a>	Non-maskable Interrupt Registers for Extended PPIs, x = 1 to 2.
External	<a href="#"><u>GICR_INVALLR</u></a>	Redistributor Invalidate All Register
External	<a href="#"><u>GICR_INVLPIR</u></a>	Redistributor Invalidate LPI Register
External	<a href="#"><u>GICR_IPRIORITYR&lt;n&gt;</u></a>	Interrupt Priority Registers
External	<a href="#"><u>GICR_IPRIORITYR&lt;n&gt;E</u></a>	Interrupt Priority Registers (extended PPI range)
External	<a href="#"><u>GICR_ISACTIVER0</u></a>	Interrupt Set-Active Register 0
External	<a href="#"><u>GICR_ISACTIVER&lt;n&gt;E</u></a>	Interrupt Set-Active Registers
External	<a href="#"><u>GICR_ISENABLER0</u></a>	Interrupt Set-Enable Register 0
External	<a href="#"><u>GICR_ISENABLER&lt;n&gt;E</u></a>	Interrupt Set-Enable Registers
External	<a href="#"><u>GICR_ISPENDR0</u></a>	Interrupt Set-Pending Register 0
External	<a href="#"><u>GICR_ISPENDR&lt;n&gt;E</u></a>	Interrupt Set-Pending Registers



<b>Exec state</b>	<b>Name</b>	<b>Description</b>
External	<a href="#"><u>GICR_MPAMIDR</u></a>	Report maximum PARTID and PMG Register
External	<a href="#"><u>GICR_NSACR</u></a>	Non-secure Access Control Register
External	<a href="#"><u>GICR_PARTIDR</u></a>	Set PARTID and PMG Register
External	<a href="#"><u>GICR_PENDBASER</u></a>	Redistributor LPI Pending Table Base Address Register
External	<a href="#"><u>GICR_PROPBASER</u></a>	Redistributor Properties Base Address Register
External	<a href="#"><u>GICR_SETLPIR</u></a>	Set LPI Pending Register
External	<a href="#"><u>GICR_STATUSR</u></a>	Error Reporting Status Register
External	<a href="#"><u>GICR_SYNCR</u></a>	Redistributor Synchronize Register
External	<a href="#"><u>GICR_TYPER</u></a>	Redistributor Type Register
External	<a href="#"><u>GICR_VPENDBASER</u></a>	Virtual Redistributor LPI Pending Table Base Address Register
External	<a href="#"><u>GICR_VPROPBASER</u></a>	Virtual Redistributor Properties Base Address Register
External	<a href="#"><u>GICR_VSGIPENDR</u></a>	Redistributor virtual SGI pending state register
External	<a href="#"><u>GICR_VSGIR</u></a>	Redistributor virtual SGI pending state request register
External	<a href="#"><u>GICR_WAKER</u></a>	Redistributor Wake Register

### In the GICC functional group:

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
External	<a href="#"><u>GICC_ABPR</u></a>	CPU Interface Aliased Binary Point Register
External	<a href="#"><u>GICC_AEOIR</u></a>	CPU Interface Aliased End Of Interrupt Register
External	<a href="#"><u>GICC_AHPPIR</u></a>	CPU Interface Aliased Highest Priority Pending Interrupt Register
External	<a href="#"><u>GICC_AIAR</u></a>	CPU Interface Aliased Interrupt Acknowledge Register
External	<a href="#"><u>GICC_APR&lt;n&gt;</u></a>	CPU Interface Active Priorities Registers
External	<a href="#"><u>GICC_BPR</u></a>	CPU Interface Binary Point Register
External	<a href="#"><u>GICC_CTLR</u></a>	CPU Interface Control Register
External	<a href="#"><u>GICC_DIR</u></a>	CPU Interface Deactivate Interrupt Register

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
External	<a href="#"><u>GICC_EOIR</u></a>	CPU Interface End Of Interrupt Register
External	<a href="#"><u>GICC_HPPIR</u></a>	CPU Interface Highest Priority Pending Interrupt Register
External	<a href="#"><u>GICC_IAR</u></a>	CPU Interface Interrupt Acknowledge Register
External	<a href="#"><u>GICC_IIDR</u></a>	CPU Interface Identification Register
External	<a href="#"><u>GICC_NSAPR&lt;n&gt;</u></a>	CPU Interface Non-secure Active Priorities Registers
External	<a href="#"><u>GICC_PMR</u></a>	CPU Interface Priority Mask Register
External	<a href="#"><u>GICC_RPR</u></a>	CPU Interface Running Priority Register
External	<a href="#"><u>GICC_STATUSR</u></a>	CPU Interface Status Register

### **In the GICV functional group:**

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
External	<a href="#"><u>GICV_ABPR</u></a>	Virtual Machine Aliased Binary Point Register
External	<a href="#"><u>GICV_AEOIR</u></a>	Virtual Machine Aliased End Of Interrupt Register
External	<a href="#"><u>GICV_AHPPIR</u></a>	Virtual Machine Aliased Highest Priority Pending Interrupt Register
External	<a href="#"><u>GICV_AIAR</u></a>	Virtual Machine Aliased Interrupt Acknowledge Register
External	<a href="#"><u>GICV_APR&lt;n&gt;</u></a>	Virtual Machine Active Priorities Registers
External	<a href="#"><u>GICV_BPR</u></a>	Virtual Machine Binary Point Register
External	<a href="#"><u>GICV_CTLR</u></a>	Virtual Machine Control Register
External	<a href="#"><u>GICV_DIR</u></a>	Virtual Machine Deactivate Interrupt Register
External	<a href="#"><u>GICV_EOIR</u></a>	Virtual Machine End Of Interrupt Register
External	<a href="#"><u>GICV_HPPIR</u></a>	Virtual Machine Highest Priority Pending Interrupt Register
External	<a href="#"><u>GICV_IAR</u></a>	Virtual Machine Interrupt Acknowledge Register
External	<a href="#"><u>GICV_IIDR</u></a>	Virtual Machine CPU Interface Identification Register
External	<a href="#"><u>GICV_PMR</u></a>	Virtual Machine Priority Mask Register
External	<a href="#"><u>GICV_RPR</u></a>	Virtual Machine Running Priority Register

Exec state	Name	Description
External	<a href="#">GICV_STATUSR</a>	Virtual Machine Error Reporting Status Register

### In the GICH functional group:

Exec state	Name	Description
External	<a href="#">GICH_APR&lt;n&gt;</a>	Active Priorities Registers
External	<a href="#">GICH_EISR</a>	End Interrupt Status Register
External	<a href="#">GICH_ELRSR</a>	Empty List Register Status Register
External	<a href="#">GICH_HCR</a>	Hypervisor Control Register
External	<a href="#">GICH_LR&lt;n&gt;</a>	List Registers
External	<a href="#">GICH_MISR</a>	Maintenance Interrupt Status Register
External	<a href="#">GICH_VMCR</a>	Virtual Machine Control Register
External	<a href="#">GICH_VTR</a>	Virtual Type Register

### In the GITS functional group:

Exec state	Name	Description
External	<a href="#">GITS_BASER&lt;n&gt;</a>	ITS Translation Table Descriptors
External	<a href="#">GITS_CBASER</a>	ITS Command Queue Descriptor
External	<a href="#">GITS_CREADR</a>	ITS Read Register
External	<a href="#">GITS_CTLR</a>	ITS Control Register
External	<a href="#">GITS_CWRITER</a>	ITS Write Register
External	<a href="#">GITS_IIDR</a>	ITS Identification Register
External	<a href="#">GITS_MPAMIDR</a>	Report maximum PARTID and PMG Register
External	<a href="#">GITS_MPIDR</a>	Report ITS's affinity.
External	<a href="#">GITS_PARTIDR</a>	Set PARTID and PMG Register
External	<a href="#">GITS_SGIR</a>	ITS SGI Register
External	<a href="#">GITS_STATUSR</a>	ITS Error Reporting Status Register
External	<a href="#">GITS_TRANSLATER</a>	ITS Translation Register
External	<a href="#">GITS_TYPER</a>	ITS Type Register
External	<a href="#">GITS_UMSIR</a>	ITS Unmapped MSI register

### In the BRBE functional group:

Exec state	Name	Description
AArch64	<a href="#">BRBCR_EL1</a>	Branch Record Buffer Control Register (EL1)

Exec state	Name	Description
AArch64	<a href="#">BRBCR_EL2</a>	Branch Record Buffer Control Register (EL2)
AArch64	<a href="#">BRBFCR_EL1</a>	Branch Record Buffer Function Control Register
AArch64	<a href="#">BRBIDR0_EL1</a>	Branch Record Buffer ID0 Register
AArch64	<a href="#">BRBINF&lt;n&gt;_EL1</a>	Branch Record Buffer Information Register <n>
AArch64	<a href="#">BRBINFINJ_EL1</a>	Branch Record Buffer Information Injection Register
AArch64	<a href="#">BRBSRC&lt;n&gt;_EL1</a>	Branch Record Buffer Source Address Register <n>
AArch64	<a href="#">BRBSRCINJ_EL1</a>	Branch Record Buffer Source Address Injection Register
AArch64	<a href="#">BRBTGT&lt;n&gt;_EL1</a>	Branch Record Buffer Target Address Register <n>
AArch64	<a href="#">BRBTGTINJ_EL1</a>	Branch Record Buffer Target Address Injection Register
AArch64	<a href="#">BRBTS_EL1</a>	Branch Record Buffer Timestamp Register

### In the RAS functional group:

Exec state	Name	Description
AArch32	<a href="#">DISR</a>	Deferred Interrupt Status Register
AArch32	<a href="#">ERRIDR</a>	Error Record ID Register
AArch32	<a href="#">ERRSELR</a>	Error Record Select Register
AArch32	<a href="#">ERXADDR</a>	Selected Error Record Address Register
AArch32	<a href="#">ERXADDR2</a>	Selected Error Record Address Register 2
AArch32	<a href="#">ERXCTLR</a>	Selected Error Record Control Register
AArch32	<a href="#">ERXCTLR2</a>	Selected Error Record Control Register 2
AArch32	<a href="#">ERXFR</a>	Selected Error Record Feature Register
AArch32	<a href="#">ERXFR2</a>	Selected Error Record Feature Register 2
AArch32	<a href="#">ERXMISC0</a>	Selected Error Record Miscellaneous Register 0
AArch32	<a href="#">ERXMISC1</a>	Selected Error Record Miscellaneous Register 1
AArch32	<a href="#">ERXMISC2</a>	Selected Error Record Miscellaneous Register 2

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
AArch32	<a href="#">ERXMISC3</a>	Selected Error Record Miscellaneous Register 3
AArch32	<a href="#">ERXMISC4</a>	Selected Error Record Miscellaneous Register 4
AArch32	<a href="#">ERXMISC5</a>	Selected Error Record Miscellaneous Register 5
AArch32	<a href="#">ERXMISC6</a>	Selected Error Record Miscellaneous Register 6
AArch32	<a href="#">ERXMISC7</a>	Selected Error Record Miscellaneous Register 7
AArch32	<a href="#">ERXSTATUS</a>	Selected Error Record Primary Status Register
AArch32	<a href="#">VDFSR</a>	Virtual SError Exception Syndrome Register
AArch32	<a href="#">VDISR</a>	Virtual Deferred Interrupt Status Register
AArch64	<a href="#">DISR_EL1</a>	Deferred Interrupt Status Register
AArch64	<a href="#">ERRIDR_EL1</a>	Error Record ID Register
AArch64	<a href="#">ERRSELR_EL1</a>	Error Record Select Register
AArch64	<a href="#">ERXADDR_EL1</a>	Selected Error Record Address Register
AArch64	<a href="#">ERXCTLR_EL1</a>	Selected Error Record Control Register
AArch64	<a href="#">ERXFR_EL1</a>	Selected Error Record Feature Register
AArch64	<a href="#">ERXGSR_EL1</a>	Selected Error Record Group Status Register
AArch64	<a href="#">ERXMISC0_EL1</a>	Selected Error Record Miscellaneous Register 0
AArch64	<a href="#">ERXMISC1_EL1</a>	Selected Error Record Miscellaneous Register 1
AArch64	<a href="#">ERXMISC2_EL1</a>	Selected Error Record Miscellaneous Register 2
AArch64	<a href="#">ERXMISC3_EL1</a>	Selected Error Record Miscellaneous Register 3
AArch64	<a href="#">ERXPFGCDN_EL1</a>	Selected Pseudo-fault Generation Countdown Register
AArch64	<a href="#">ERXPFGCTL_EL1</a>	Selected Pseudo-fault Generation Control Register
AArch64	<a href="#">ERXPFGF_EL1</a>	Selected Pseudo-fault Generation Feature Register
AArch64	<a href="#">ERXSTATUS_EL1</a>	Selected Error Record Primary Status Register
AArch64	<a href="#">MFAR_EL3</a>	Physical Fault Address Register (EL3)

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
AArch64	<a href="#"><u>VDISR_EL2</u></a>	Virtual Deferred Interrupt Status Register
AArch64	<a href="#"><u>VSESR_EL2</u></a>	Virtual SError Exception Syndrome Register
External	<a href="#"><u>ERR&lt;n&gt;ADDR</u></a>	Error Record <n> Address Register
External	<a href="#"><u>ERR&lt;n&gt;CTLR</u></a>	Error Record <n> Control Register
External	<a href="#"><u>ERR&lt;n&gt;FR</u></a>	Error Record <n> Feature Register
External	<a href="#"><u>ERR&lt;n&gt;MISC0</u></a>	Error Record <n> Miscellaneous Register 0
External	<a href="#"><u>ERR&lt;n&gt;MISC1</u></a>	Error Record <n> Miscellaneous Register 1
External	<a href="#"><u>ERR&lt;n&gt;MISC2</u></a>	Error Record <n> Miscellaneous Register 2
External	<a href="#"><u>ERR&lt;n&gt;MISC3</u></a>	Error Record <n> Miscellaneous Register 3
External	<a href="#"><u>ERR&lt;n&gt;PFGCDN</u></a>	Error Record <n> Pseudo-fault Generation Countdown Register
External	<a href="#"><u>ERR&lt;n&gt;PFGCTL</u></a>	Error Record <n> Pseudo-fault Generation Control Register
External	<a href="#"><u>ERR&lt;n&gt;PFGF</u></a>	Error Record <n> Pseudo-fault Generation Feature Register
External	<a href="#"><u>ERR&lt;n&gt;STATUS</u></a>	Error Record <n> Primary Status Register
External	<a href="#"><u>ERRACR</u></a>	Access Configuration Register
External	<a href="#"><u>ERRCIDR0</u></a>	Component Identification Register 0
External	<a href="#"><u>ERRCIDR1</u></a>	Component Identification Register 1
External	<a href="#"><u>ERRCIDR2</u></a>	Component Identification Register 2
External	<a href="#"><u>ERRCIDR3</u></a>	Component Identification Register 3
External	<a href="#"><u>ERRCRICR0</u></a>	Critical Error Interrupt Configuration Register 0
External	<a href="#"><u>ERRCRICR1</u></a>	Critical Error Interrupt Configuration Register 1
External	<a href="#"><u>ERRCRICR2</u></a>	Critical Error Interrupt Configuration Register 2
External	<a href="#"><u>ERRDEVAFF</u></a>	Device Affinity Register
External	<a href="#"><u>ERRDEVARCH</u></a>	Device Architecture Register
External	<a href="#"><u>ERRDEVID</u></a>	Device Configuration Register
External	<a href="#"><u>ERRERICR0</u></a>	Error Recovery Interrupt Configuration Register 0
External	<a href="#"><u>ERRERICR1</u></a>	Error Recovery Interrupt Configuration Register 1
External	<a href="#"><u>ERRERICR2</u></a>	Error Recovery Interrupt Configuration Register 2
External	<a href="#"><u>ERRFHICR0</u></a>	Fault Handling Interrupt Configuration Register 0

Exec state	Name	Description
External	<a href="#">ERRFHICR1</a>	Fault Handling Interrupt Configuration Register 1
External	<a href="#">ERRFHICR2</a>	Fault Handling Interrupt Configuration Register 2
External	<a href="#">ERRGSR</a>	Error Group Status Register
External	<a href="#">ERRIIDR</a>	Implementation Identification Register
External	<a href="#">ERRIMPDEF&lt;n&gt;</a>	IMPLEMENTATION DEFINED Register <n>
External	<a href="#">ERRIRQCR&lt;n&gt;</a>	Generic Error Interrupt Configuration Register <n>
External	<a href="#">ERRIRQSR</a>	Error Interrupt Status Register
External	<a href="#">ERRPIDR0</a>	Peripheral Identification Register 0
External	<a href="#">ERRPIDR1</a>	Peripheral Identification Register 1
External	<a href="#">ERRPIDR2</a>	Peripheral Identification Register 2
External	<a href="#">ERRPIDR3</a>	Peripheral Identification Register 3
External	<a href="#">ERRPIDR4</a>	Peripheral Identification Register 4

## In the MPAM functional group:

Exec state	Name	Description
AArch64	<a href="#">MPAM0_EL1</a>	MPAM0 Register (EL1)
AArch64	<a href="#">MPAM1_EL1</a>	MPAM1 Register (EL1)
AArch64	<a href="#">MPAM2_EL2</a>	MPAM2 Register (EL2)
AArch64	<a href="#">MPAM3_EL3</a>	MPAM3 Register (EL3)
AArch64	<a href="#">MPAMHCR_EL2</a>	MPAM Hypervisor Control Register (EL2)
AArch64	<a href="#">MPAMSM_EL1</a>	MPAM Streaming Mode Register
AArch64	<a href="#">MPAMVPM0_EL2</a>	MPAM Virtual PARTID Mapping Register 0
AArch64	<a href="#">MPAMVPM1_EL2</a>	MPAM Virtual PARTID Mapping Register 1
AArch64	<a href="#">MPAMVPM2_EL2</a>	MPAM Virtual PARTID Mapping Register 2
AArch64	<a href="#">MPAMVPM3_EL2</a>	MPAM Virtual PARTID Mapping Register 3
AArch64	<a href="#">MPAMVPM4_EL2</a>	MPAM Virtual PARTID Mapping Register 4
AArch64	<a href="#">MPAMVPM5_EL2</a>	MPAM Virtual PARTID Mapping Register 5
AArch64	<a href="#">MPAMVPM6_EL2</a>	MPAM Virtual PARTID Mapping Register 6



<b>Exec state</b>	<b>Name</b>	<b>Description</b>
AArch64	<a href="#"><u>MPAMVPM7_EL2</u></a>	MPAM Virtual PARTID Mapping Register 7
AArch64	<a href="#"><u>MPAMVPMV_EL2</u></a>	MPAM Virtual Partition Mapping Valid Register
External	<a href="#"><u>MPAMCFG_CASSOC</u></a>	MPAM Cache Maximum Associativity Partition Configuration Register
External	<a href="#"><u>MPAMCFG_CMAX</u></a>	MPAM Cache Maximum Capacity Partition Configuration Register
External	<a href="#"><u>MPAMCFG_CMIN</u></a>	MPAM Cache Minimum Capacity Partition Configuration Register
External	<a href="#"><u>MPAMCFG_CPBM&lt;n&gt;</u></a>	MPAM Cache Portion Bitmap Partition Configuration Register
External	<a href="#"><u>MPAMCFG_DIS</u></a>	MPAM Partition Configuration Disable Register
External	<a href="#"><u>MPAMCFG_EN</u></a>	MPAM Partition Configuration Enable Register
External	<a href="#"><u>MPAMCFG_EN_FLAGS</u></a>	MPAM Partition Configuration Enable Flags Register
External	<a href="#"><u>MPAMCFG_INTPARTID</u></a>	MPAM Internal PARTID Narrowing Configuration Register
External	<a href="#"><u>MPAMCFG_MBW_MAX</u></a>	MPAM Memory Bandwidth Maximum Partition Configuration Register
External	<a href="#"><u>MPAMCFG_MBW_MIN</u></a>	MPAM Memory Bandwidth Minimum Partition Configuration Register
External	<a href="#"><u>MPAMCFG_MBW_PBM&lt;n&gt;</u></a>	MPAM Bandwidth Portion Bitmap Partition Configuration Register
External	<a href="#"><u>MPAMCFG_MBW_PROP</u></a>	MPAM Memory Bandwidth Proportional Stride Partition Configuration Register

<b>Exec state</b>	<b>Name</b>	<b>Description</b>
External	<a href="#"><u>MPAMCFG_MBW_WINWD</u></a>	MPAM Memory Bandwidth Partitioning Window Width Configuration Register
External	<a href="#"><u>MPAMCFG_PART_SEL</u></a>	MPAM Partition Configuration Selection Register
External	<a href="#"><u>MPAMCFG_PRI</u></a>	MPAM Priority Partition Configuration Register
External	<a href="#"><u>MPAMF_AIDR</u></a>	MPAM Architecture Identification Register
External	<a href="#"><u>MPAMF_CCAP_IDR</u></a>	MPAM Features Cache Capacity Partitioning ID register
External	<a href="#"><u>MPAMF_CPOR_IDR</u></a>	MPAM Features Cache Portion Partitioning ID register
External	<a href="#"><u>MPAMF_CSUMON_IDR</u></a>	MPAM Features Cache Storage Usage Monitoring ID register
External	<a href="#"><u>MPAMF_ECR</u></a>	MPAM Error Control Register
External	<a href="#"><u>MPAMF_ERR_MSI_ADDR_H</u></a>	MPAM Error MSI High-part Address Register
External	<a href="#"><u>MPAMF_ERR_MSI_ADDR_L</u></a>	MPAM Error MSI Low-part Address Register
External	<a href="#"><u>MPAMF_ERR_MSI_ATTR</u></a>	MPAM Error MSI Write Attributes Register
External	<a href="#"><u>MPAMF_ERR_MSI_DATA</u></a>	MPAM Error MSI Data Register
External	<a href="#"><u>MPAMF_ERR_MSI_MPAM</u></a>	MPAM Error MSI Write MPAM Information Register
External	<a href="#"><u>MPAMF_ESR</u></a>	MPAM Error Status Register
External	<a href="#"><u>MPAMF_IDR</u></a>	MPAM Features Identification Register
External	<a href="#"><u>MPAMF_IIDR</u></a>	MPAM Implementation Identification Register
External	<a href="#"><u>MPAMF_IMPL_IDR</u></a>	MPAM Implementation-Specific Partitioning Feature Identification Register

Exec state	Name	Description
External	<a href="#"><u>MPAMF_MBWUMON_IDR</u></a>	MPAM Features Memory Bandwidth Usage Monitoring ID register
External	<a href="#"><u>MPAMF_MBW_IDR</u></a>	MPAM Memory Bandwidth Partitioning Identification Register
External	<a href="#"><u>MPAMF_MSMON_IDR</u></a>	MPAM Resource Monitoring Identification Register
External	<a href="#"><u>MPAMF_PARTID_NRW_IDR</u></a>	MPAM PARTID Narrowing ID register
External	<a href="#"><u>MPAMF_PRI_IDR</u></a>	MPAM Priority Partitioning Identification Register
External	<a href="#"><u>MPAMF_SIDR</u></a>	MPAM Features Secure Identification Register
External	<a href="#"><u>MSMON_CAPT_EVNT</u></a>	MPAM Capture Event Generation Register
External	<a href="#"><u>MSMON_CFG_CSU_CTL</u></a>	MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register
External	<a href="#"><u>MSMON_CFG_CSU_FLT</u></a>	MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register
External	<a href="#"><u>MSMON_CFG_MBWU_CTL</u></a>	MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register
External	<a href="#"><u>MSMON_CFG_MBWU_FLT</u></a>	MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register
External	<a href="#"><u>MSMON_CFG_MON_SEL</u></a>	MPAM Monitor Instance Selection Register
External	<a href="#"><u>MSMON_CSU</u></a>	MPAM Cache Storage Usage Monitor Register
External	<a href="#"><u>MSMON_CSU_CAPTURE</u></a>	MPAM Cache Storage Usage Monitor Capture Register

Exec state	Name	Description
External	<a href="#">MSMON_CSU_OFSR</a>	MPAM CSU Monitor Overflow Status Register
External	<a href="#">MSMON_MBWU</a>	MPAM Memory Bandwidth Usage Monitor Register
External	<a href="#">MSMON_MBWU_CAPTURE</a>	MPAM Memory Bandwidth Usage Monitor Capture Register
External	<a href="#">MSMON_MBWU_L</a>	MPAM Long Memory Bandwidth Usage Monitor Register
External	<a href="#">MSMON_MBWU_L_CAPTURE</a>	MPAM Long Memory Bandwidth Usage Monitor Capture Register
External	<a href="#">MSMON_MBWU_OFSR</a>	MPAM MBWU Monitor Overflow Status Register
External	<a href="#">MSMON_OFLOW_MSI_ADDR_H</a>	MPAM Monitor Overflow MSI Write High-part Address Register
External	<a href="#">MSMON_OFLOW_MSI_ADDR_L</a>	MPAM Monitor Overflow MSI Low-part Address Register
External	<a href="#">MSMON_OFLOW_MSI_ATTR</a>	MPAM Monitor Overflow MSI Write Attributes Register
External	<a href="#">MSMON_OFLOW_MSI_DATA</a>	MPAM Monitor Overflow MSI Write Data Register
External	<a href="#">MSMON_OFLOW_MSI_MPAM</a>	MPAM Monitor Overflow MSI Write MPAM Information Register
External	<a href="#">MSMON_OFLOW_SR</a>	MPAM Monitor Overflow Status Register

### In the Pointer authentication functional group:

Exec state	Name	Description
AArch64	<a href="#">APDAKeyHi_EL1</a>	Pointer Authentication Key A for Data (bits[127:64])

Exec state	Name	Description
AArch64	<a href="#">APDAKeyLo_EL1</a>	Pointer Authentication Key A for Data (bits[63:0])
AArch64	<a href="#">APDBKeyHi_EL1</a>	Pointer Authentication Key B for Data (bits[127:64])
AArch64	<a href="#">APDBKeyLo_EL1</a>	Pointer Authentication Key B for Data (bits[63:0])
AArch64	<a href="#">APGAKeyHi_EL1</a>	Pointer Authentication Key A for Code (bits[127:64])
AArch64	<a href="#">APGAKeyLo_EL1</a>	Pointer Authentication Key A for Code (bits[63:0])
AArch64	<a href="#">APIAKeyHi_EL1</a>	Pointer Authentication Key A for Instruction (bits[127:64])
AArch64	<a href="#">APIAKeyLo_EL1</a>	Pointer Authentication Key A for Instruction (bits[63:0])
AArch64	<a href="#">APIBKeyHi_EL1</a>	Pointer Authentication Key B for Instruction (bits[127:64])
AArch64	<a href="#">APIBKeyLo_EL1</a>	Pointer Authentication Key B for Instruction (bits[63:0])

### In the AMU functional group:

Exec state	Name	Description
AArch32	<a href="#">AMCFGR</a>	Activity Monitors Configuration Register
AArch32	<a href="#">AMCGCR</a>	Activity Monitors Counter Group Configuration Register
AArch32	<a href="#">AMCNTENCLR0</a>	Activity Monitors Count Enable Clear Register 0
AArch32	<a href="#">AMCNTENCLR1</a>	Activity Monitors Count Enable Clear Register 1
AArch32	<a href="#">AMCNTENSET0</a>	Activity Monitors Count Enable Set Register 0
AArch32	<a href="#">AMCNTENSET1</a>	Activity Monitors Count Enable Set Register 1
AArch32	<a href="#">AMCR</a>	Activity Monitors Control Register
AArch32	<a href="#">AMEVCNTR0&lt;n&gt;</a>	Activity Monitors Event Counter Registers 0
AArch32	<a href="#">AMEVCNTR1&lt;n&gt;</a>	Activity Monitors Event Counter Registers 1
AArch32	<a href="#">AMEVTYPER0&lt;n&gt;</a>	Activity Monitors Event Type Registers 0
AArch32	<a href="#">AMEVTYPER1&lt;n&gt;</a>	Activity Monitors Event Type Registers 1

Exec state	Name	Description
AArch32	<a href="#">AMUSERENR</a>	Activity Monitors User Enable Register
AArch64	<a href="#">AMCFGR_EL0</a>	Activity Monitors Configuration Register
AArch64	<a href="#">AMCG1IDR_EL0</a>	Activity Monitors Counter Group 1 Identification Register
AArch64	<a href="#">AMCGCR_EL0</a>	Activity Monitors Counter Group Configuration Register
AArch64	<a href="#">AMCNTENCLR0_EL0</a>	Activity Monitors Count Enable Clear Register 0
AArch64	<a href="#">AMCNTENCLR1_EL0</a>	Activity Monitors Count Enable Clear Register 1
AArch64	<a href="#">AMCNTENSET0_EL0</a>	Activity Monitors Count Enable Set Register 0
AArch64	<a href="#">AMCNTENSET1_EL0</a>	Activity Monitors Count Enable Set Register 1
AArch64	<a href="#">AMCR_EL0</a>	Activity Monitors Control Register
AArch64	<a href="#">AMEVCNTR0&lt;n&gt;_EL0</a>	Activity Monitors Event Counter Registers 0
AArch64	<a href="#">AMEVCNTR1&lt;n&gt;_EL0</a>	Activity Monitors Event Counter Registers 1
AArch64	<a href="#">AMEVCNTVOFF0&lt;n&gt;_EL2</a>	Activity Monitors Event Counter Virtual Offset Registers 0
AArch64	<a href="#">AMEVCNTVOFF1&lt;n&gt;_EL2</a>	Activity Monitors Event Counter Virtual Offset Registers 1
AArch64	<a href="#">AMEVTYPER0&lt;n&gt;_EL0</a>	Activity Monitors Event Type Registers 0
AArch64	<a href="#">AMEVTYPER1&lt;n&gt;_EL0</a>	Activity Monitors Event Type Registers 1
AArch64	<a href="#">AMUSERENR_EL0</a>	Activity Monitors User Enable Register
External	<a href="#">AMCFGR</a>	Activity Monitors Configuration Register
External	<a href="#">AMCGCR</a>	Activity Monitors Counter Group Configuration Register
External	<a href="#">AMCIDR0</a>	Activity Monitors Component Identification Register 0

Exec state	Name	Description
External	<a href="#">AMCIDR1</a>	Activity Monitors Component Identification Register 1
External	<a href="#">AMCIDR2</a>	Activity Monitors Component Identification Register 2
External	<a href="#">AMCIDR3</a>	Activity Monitors Component Identification Register 3
External	<a href="#">AMCNTENCLR0</a>	Activity Monitors Count Enable Clear Register 0
External	<a href="#">AMCNTENCLR1</a>	Activity Monitors Count Enable Clear Register 1
External	<a href="#">AMCNTENSET0</a>	Activity Monitors Count Enable Set Register 0
External	<a href="#">AMCNTENSET1</a>	Activity Monitors Count Enable Set Register 1
External	<a href="#">AMCR</a>	Activity Monitors Control Register
External	<a href="#">AMDEVAFF0</a>	Activity Monitors Device Affinity Register 0
External	<a href="#">AMDEVAFF1</a>	Activity Monitors Device Affinity Register 1
External	<a href="#">AMDEVARCH</a>	Activity Monitors Device Architecture Register
External	<a href="#">AMDEVTYPE</a>	Activity Monitors Device Type Register
External	<a href="#">AMEVCNTR0&lt;n&gt;</a>	Activity Monitors Event Counter Registers 0
External	<a href="#">AMEVCNTR1&lt;n&gt;</a>	Activity Monitors Event Counter Registers 1
External	<a href="#">AMEVTYPER0&lt;n&gt;</a>	Activity Monitors Event Type Registers 0
External	<a href="#">AMEVTYPER1&lt;n&gt;</a>	Activity Monitors Event Type Registers 1
External	<a href="#">AMIIDR</a>	Activity Monitors Implementation Identification Register
External	<a href="#">AMPIDR0</a>	Activity Monitors Peripheral Identification Register 0
External	<a href="#">AMPIDR1</a>	Activity Monitors Peripheral Identification Register 1
External	<a href="#">AMPIDR2</a>	Activity Monitors Peripheral Identification Register 2
External	<a href="#">AMPIDR3</a>	Activity Monitors Peripheral Identification Register 3



Exec state	Name	Description
External	<a href="#">AMPIDR4</a>	Activity Monitors Peripheral Identification Register 4

## In the Root functional group:

Exec state	Name	Description
AArch64	<a href="#">GPCCR_EL3</a>	Granule Protection Check Control Register (EL3)
AArch64	<a href="#">GPTBR_EL3</a>	Granule Protection Table Base Register

## In the GIC ITS registers functional group:

Exec state	Name	Description
External	<a href="#">GITS_BASER&lt;n&gt;</a>	ITS Translation Table Descriptors
External	<a href="#">GITS_CBASER</a>	ITS Command Queue Descriptor
External	<a href="#">GITS_CREADR</a>	ITS Read Register
External	<a href="#">GITS_CTLR</a>	ITS Control Register
External	<a href="#">GITS_CWRITER</a>	ITS Write Register
External	<a href="#">GITS_IIDR</a>	ITS Identification Register
External	<a href="#">GITS_MPAMIDR</a>	Report maximum PARTID and PMG Register
External	<a href="#">GITS_MPIDR</a>	Report ITS's affinity.
External	<a href="#">GITS_PARTIDR</a>	Set PARTID and PMG Register
External	<a href="#">GITS_SGIR</a>	ITS SGI Register
External	<a href="#">GITS_STATUSR</a>	ITS Error Reporting Status Register
External	<a href="#">GITS_TRANSLATER</a>	ITS Translation Register
External	<a href="#">GITS_TYPER</a>	ITS Type Register
External	<a href="#">GITS_UMSIR</a>	ITS Unmapped MSI register

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:10

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.