

---

## MSMON\_CFG\_MON\_SEL, MPAM Monitor Instance Selection Register

The MSMON\_CFG\_MON\_SEL characteristics are:

### Purpose

Selects a monitor instance to access through the MSMON configuration and counter registers.

MSMON\_CFG\_MON\_SEL\_s selects a Secure monitor instance to access via the Secure MPAM feature page. MSMON\_CFG\_MON\_SEL\_ns selects a Non-secure monitor instance to access via the Non-secure MPAM feature page. MSMON\_CFG\_MON\_SEL\_rt selects a Root monitor instance to access via the Root MPAM feature page. MSMON\_CFG\_MON\_SEL\_rl selects a Realm monitor instance to access via the Realm MPAM feature page.

---

### Note

Different performance monitoring features within an MSC could have different numbers of monitor instances. See the NUM\_MON field in the corresponding ID register. This means that a monitor out-of-bounds error might be signaled when an MSMON\_CFG register is accessed because the value in MSMON\_CFG\_MON\_SEL.MON\_SEL is too large for the particular monitoring feature.

---

To configure a monitor, set MON\_SEL in this register to the index of the monitor instance to configure, then write to the MSMON\_CFG\_x register to set the configuration of the monitor. At a later time, read the monitor register (for example, MSMON\_MBWU) to get the value of the monitor.

### Configuration

This register is present only when FEAT\_MPAM is implemented and (MPAMF\_IDR.HAS\_MSMON == 1, or (MPAMF\_IDR.HAS\_IMPL\_IDR == 1 and MPAMF\_IDR.EXT == 0) or (MPAMF\_IDR.HAS\_IMPL\_IDR == 1, MPAMF\_IDR.EXT == 1 and MPAMF\_IDR.NO\_IMPL\_MSMON == 0)). Otherwise, direct accesses to MSMON\_CFG\_MON\_SEL are res0.

The power and reset domain of each MSC component is specific to that component.

## Attributes

MSMON\_CFG\_MON\_SEL is a 32-bit register.

## Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0				RIS				RES0								MON_SEL															

### Bits [31:28]

Reserved, res0.

### RIS, bits [27:24]

When (FEAT\_MPAMv0p1 is implemented or FEAT\_MPAMv1p1 is implemented), MPAMF\_IDR.EXT == 1 and MPAMF\_IDR.HAS\_RIS == 1:

Resource Instance Selector. RIS selects one resource to configure through MSMON\_CFG registers.

### Otherwise:

Reserved, res0.

### Bits [23:16]

Reserved, res0.

### MON\_SEL, bits [15:0]

Selects the monitor instance to configure or read.

Reads and writes to other MSMON registers are indexed by MON\_SEL and by the NS bit used to access MSMON\_CFG\_MON\_SEL to access the configuration for a single monitor.

## Accessing MSMON\_CFG\_MON\_SEL

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MSMON\_CFG\_MON\_SEL\_s must only be accessible from the Secure MPAM feature page.
- MSMON\_CFG\_MON\_SEL\_ns must only be accessible from the Non-secure MPAM feature page.

- MSMON\_CFG\_MON\_SEL\_rt must only be accessible from the Root MPAM feature page.
- MSMON\_CFG\_MON\_SEL\_rl must only be accessible from the Realm MPAM feature page.

MSMON\_CFG\_MON\_SEL\_s, MSMON\_CFG\_MON\_SEL\_ns, MSMON\_CFG\_MON\_SEL\_rt, and MSMON\_CFG\_MON\_SEL\_rl must be separate registers:

- The Secure instance (MSMON\_CFG\_MON\_SEL\_s) accesses the monitor instance selector used for Secure PARTIDs.
- The Non-secure instance (MSMON\_CFG\_MON\_SEL\_ns) accesses the monitor instance selector used for Non-secure PARTIDs.
- The Root instance (MSMON\_CFG\_MON\_SEL\_rt) accesses the monitor instance selector used for Root PARTIDs.
- The Realm instance (MSMON\_CFG\_MON\_SEL\_rl) accesses the monitor instance selector used for Realm PARTIDs.

**MSMON\_CFG\_MON\_SEL can be accessed through the memory-mapped interfaces:**

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x0800	MSMON_CFG_MON_SEL_s

Accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x0800	MSMON_CFG_MON_SEL_ns

Accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x0800	MSMON_CFG_MON_SEL_rt

When FEAT\_RME is implemented, accesses on this interface are **RW**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x0800	MSMON_CFG_MON_SEL_rl

When FEAT\_RME is implemented, accesses on this interface are **RW**.

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

