<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Pseu

Sh

Pseu

DCPS3

Debug Change PE State to EL3, when executed in Debug state:

- If executed at EL3 selects SP EL3.
- Otherwise, changes the current Exception level and SP to EL3 using SP EL3.

The target exception level of a DCPS3 instruction is EL3. On executing a DCPS3 instruction:

- ELR EL3 becomes unknown.
- SPSR EL3 becomes unknown.
- ESR EL3 becomes unknown.
- DLR ELO and DSPSR ELO become unknown.
- The endianness is set according to *SCTLR EL3*.EE.

This instruction is undefined at all exception levels if either:

- EDSCR.SDD == 1.
- EL3 is not implemented.

This instruction is always undefined in Non-debug state.

For more information on the operation of the DCPS<n> instructions, see DCPS.

```
DCPS3 {#<imm>}
if !Halted() then UNDEFINED;
```

Assembler Symbols

<imm>

Is an optional 16-bit unsigned immediate, in the range 0 to 65535, defaulting to 0 and encoded in the "imm16" field.

Operation

```
Base SIMD&FP SVE SME Index by Instructions Instructions Instructions Encoding
```

Internal version only: is a v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.