Index by	Sh
Encoding	Pseu

**SME** 

Instructions

<b>PRFW</b>	(scalar	plus	vector)	)

Base

Instructions

Gather prefetch words (scalar plus vector)

SIMD&FP

**Instructions** 

Gather prefetch of words from the active memory addresses generated by a 64-bit scalar base plus vector index. The index values are optionally first sign or zero-extended from 32 to 64 bits and then multiplied by 4. Inactive addresses are not prefetched from memory.

**SVE** 

Instructions

The prfop> symbol specifies the prefetch hint as a combination of three
options: access type PLD for load or PST for store; target cache level L1, L2
or L3; temporality (KEEP for temporal or STRM for non-temporal).

This instruction is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

It has encodings from 3 classes:  $\underline{32\text{-bit scaled offset}}$ ,  $\underline{32\text{-bit unpacked scaled}}$  offset and 64-bit scaled offset

#### 32-bit scaled offset

```
if !HaveSVE() then UNDEFINED;
constant integer esize = 32;
integer g = UInt(Pg);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer level = UInt(prfop<2:1>);
boolean stream = (prfop<0> == '1');
pref_hint = if prfop<3> == '0' then Prefetch READ else Prefetch WRITE;
constant integer offs_size = 32;
boolean offs_unsigned = (xs == '0');
integer scale = 2;
```

### 32-bit unpacked scaled offset

```
3130292827262524232221201918171615 14 13 121110 9 8 7 6 5 4 3 2 1 0

1 1 0 0 0 1 0 0 0 xs 1 Zm 0 1 0 Pg Rn 0 prfop

msz<1>msz<0>
```

```
if !HaveSVE() then UNDEFINED;
constant integer esize = 64;
integer g = UInt(Pg);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer level = UInt(prfop<2:1>);
boolean stream = (prfop<0> == '1');
```

```
pref_hint = if prfop<3> == '0' then Prefetch_READ else Prefetch_WRITE;
constant integer offs size = 32;
boolean offs_unsigned = (xs == '0');
integer scale = 2;
```

#### 64-bit scaled offset

```
3130292827262524232221201918171615
                                             1211109876543210
                                  14
                                        13
1 1 0 0 0 1 0 0 0 1 1
                       Zm
                                  1
```

msz<1>msz<0>

```
PRFW <prfop>, <Pg>, [<Xn SP>, <Zm>.D, LSL #2]
```

```
if !HaveSVE() then UNDEFINED;
constant integer esize = 64;
integer g = UInt(Pg);
integer n = \frac{\text{UInt}}{\text{UInt}}(Rn);
integer m = UInt(Zm);
integer level = <u>UInt</u>(prfop<2:1>);
boolean stream = (prfop<0> == '1');
pref_hint = if prfop<3> == '0' then Prefetch_READ else Prefetch_WRITE;
constant integer offs_size = 64;
boolean offs_unsigned = TRUE;
integer scale = 2;
```

## **Assembler Symbols**

<prfop>

Is the prefetch operation specifier, encoded in "prfop":

prfop	<pre><prfop></prfop></pre>
0000	PLDL1KEEP
0001	PLDL1STRM
0010	PLDL2KEEP
0011	PLDL2STRM
0100	PLDL3KEEP
0101	PLDL3STRM
x11x	#uimm4
1000	PSTL1KEEP
1001	PSTL1STRM
1010	PSTL2KEEP
1011	PSTL2STRM
1100	PSTL3KEEP
1101	PSTL3STRM

<Pq>

Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<Xn|SP>

Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<Zm>

Is the name of the offset scalable vector register, encoded in the "Zm" field.

Is the index extend and shift specifier, encoded in "xs":

XS	<mod></mod>
0	UXTW
1	SXTW

# **Operation**

```
CheckNonStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(PL) mask = P[g, PL];
bits(64) base;
bits(VL) offset;

if AnyActiveElement(mask, esize) then
   base = if n == 31 then SP[] else X[n, 64];
   offset = Z[m, VL];

for e = 0 to elements-1
   if ActivePredicateElement(mask, e, esize) then
        integer off = Int(Elem[offset, e, esize] < offs_size-1:0>, offs_unsign bits(64) addr = base + (off << scale);
        Hint_Prefetch(addr, pref_hint, level, stream);</pre>
```

Sh Pseu

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
Instructions	Instructions	Instructions	Instructions	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.