

## TRCLSR, Lock Status Register

The TRCLSR characteristics are:

### Purpose

Indicates whether the Software Lock is implemented, and the current status of the Software Lock.

For additional information, see the CoreSight Architecture Specification.

### Configuration

This register is present only when FEAT\_ETE is implemented and FEAT\_TRC\_EXT is implemented. Otherwise, direct accesses to TRCLSR are res0.

### Attributes

TRCLSR is a 32-bit register.

### Field descriptions

|      |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |       |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |
|------|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-------|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31   | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15    | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| RES0 |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    | nTSLK |    |    |    |    |    |   |   |   |   |   |   |   |   |   |   |

#### Bits [31:3]

Reserved, res0.

#### nTT, bit [2]

Software lock size.

Reads as 0b0.

Access to this field is **RO**.

#### SLK, bit [1]

The current Software Lock status.

| SLK | Meaning                    |
|-----|----------------------------|
| 0b0 | Software Lock is unlocked. |

0b1 Software Lock is locked. Writes to the other registers in this component, except for the [TRCLAR](#), are ignored.

This field reads as 0.

### SLI, bit [0]

Indicates whether the Software Lock is implemented.

| SLI | Meaning   |
|-----|---|
| 0b0 | Software Lock is not implemented. Writes to the <a href="#">TRCLAR</a> are ignored. |
| 0b1 | Software Lock is implemented.   |

This field reads as 0.

## Accessing TRCLSR

External debugger accesses to this register are unaffected by the OS Lock.

**TRCLSR can be accessed through the external debug interface:**

| Component | Offset | Instance |
|-----------|--------|----------|
| ETE       | 0xFB4  | TRCLSR   |

This interface is accessible as follows:

- When !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.