GICD_ISACTIVER<n>, Interrupt Set-Active Registers, n = 0 - 31

The GICD ISACTIVER<n> characteristics are:

Purpose

Activates the corresponding interrupt. These registers are used when saving and restoring GIC state.

Configuration

These registers are available in all GIC configurations. If GICD CTLR.DS==0, these registers are Common.

The number of implemented <u>GICD_ISACTIVER<n></u> registers is (<u>GICD_TYPER.ITLinesNumber+1</u>). Registers are numbered from 0.

GICD_ISACTIVER0 is Banked for each connected PE with GICR_TYPER. Processor_Number < 8.

Accessing GICD_ISACTIVER0 from a PE with GICR_TYPER. Processor_Number > 7 is constrained unpredictable:

- Register is RAZ/WI.
- An unknown banked copy of the register is accessed.

Attributes

GICD ISACTIVER<n> is a 32-bit register.

Field descriptions

31 30 29 28 27 26

Set active bit31|Set active bit30|Set active bit29|Set active bit28|Set active bit27|Set active bit26

Set_active_bit<x>, bit [x], for x = 31 to 0

Adds the active state to interrupt number 32n + x. Reads and writes have the following behavior:

Set_active_bit <x></x>	Meaning
------------------------	---------

0b0	If read, indicates that the
	corresponding
	interrupt is not
	active, and is not
	active and pending.
	If written, has no
	effect.
01- 1	
0b1	If read, indicates that the
	011010 0110
	corresponding
	interrupt is active,
	or is active and
	pending.
	If written, activates
	the corresponding
	interrupt, if the
	interrupt is not
	already active. If
	the interrupt is
	already active, the
	write has no effect.
	After a write of 1 to
	this bit, a
	subsequent read of
	this bit returns 1.

The reset behavior of this field is:

• On a GIC reset, this field resets to 0.

For INTID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICD_ISACTIVER<n> number, n, is given by n = m DIV 32.
- The offset of the required GICD ISACTIVER is (0x300 + (4*n)).
- The bit number of the required group modifier bit in this register is m MOD 32.

Accessing GICD_ISACTIVER<n>

When affinity routing is enabled for the Security state of an interrupt, bits corresponding to SGIs and PPIs are RAZ/WI, and equivalent functionality for SGIs and PPIs is provided by GICR ISACTIVERO.

Bits corresponding to unimplemented interrupts are RAZ/WI.

If <u>GICD_CTLR</u>.DS==0, unless the <u>GICD_NSACR<n></u> registers permit Non-secure software to control Group 0 and Secure Group 1 interrupts, any bits that correspond to Group 0 or Secure Group 1 interrupts are accessible only by Secure accesses and are RAZ/WI to Non-secure accesses.

The bit reads as one if the status of the interrupt is active or active and pending. <u>GICD_ISPENDR<n></u> and <u>GICD_ICPENDR<n></u> provide the pending status of the interrupt.

GICD_ISACTIVER<n> can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Distributor	Dist_base	0x0300 + (4 *	GICD_ISACTIVER <n></n>

This interface is accessible as follows:

- When GICD CTLR.DS == 0, accesses to this register are **RW**.
- When an access is Secure, accesses to this register are **RW**.
- When an access is Non-secure, accesses to this register are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	External
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.