SPMDEVAFF_EL1, System Performance Monitors Device Affinity Register

The SPMDEVAFF EL1 characteristics are:

Purpose

For additional information, see the CoreSight Architecture Specification.

For a System PMU that has affinity with a single PE or a group of PEs, SPMDEVAFF EL1 is a copy of MPIDR EL1 or part of MPIDR EL1:

- If the System PMU has affinity with a single PE, the affinity level is 0, then SPMDEVAFF_EL1 reads the same value as MPIDR_EL1, and SPMDEVAFF EL1.F0V reads-as-one to indicate affinity level 0.
- If the System PMU has affinity with a group of PEs, the affinity level is 1, 2, or 3, then parts of SPMDEVAFF_EL1 reads the same value as parts of MPIDR_EL1, and the rest of SPMDEVAFF_EL1 indicates the level.

For example, if the group of PEs is a subset of the PEs at affinity level 1 then all of the following are true:

- All the PEs in the group have the same values in MPIDR_EL1. {Aff3,Aff2}, and these values are equal to SPMDEVAFF_EL1. {Aff3,Aff2}.
- SPMDEVAFF_EL1.Aff1 is nonzero and not 0x80, and SPMDEVAFF_EL1.{Aff0,F0V} read-as-zero, to indicate at least affinity level 1. The subset of PEs at level 1 that the System PMU has affinity with is indicated by the least-significant set bit in SPMDEVAFF_EL1.Aff1. In this example, if SPMDEVAFF_EL1.Aff1[2:0] is 0b100, then the System PMU has affinity with the up-to 8 PEs that have MPIDR_EL1.Aff1[7:3] == SPMDEVAFF_EL1.Aff1[7:3].

Depending on the implementation defined nature of the system, it might be possible that SPMDEVAFF_EL1 is read before system firmware has configured the System PMU and/or the PE or group of PEs that the System PMU has affinity with. When this is the case, SPMDEVAFF_EL1 reads as zero.

Configuration

This register is present only when FEAT_SPMU is implemented. Otherwise, direct accesses to SPMDEVAFF_EL1 are undefined.

Attributes

SPMDEVAFF_EL1 is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RES0					Aff3							
FOV U RESO MT Aff2		Aff1				Af	f0					
71	$\overline{}$	20 20 27 26 25	2.4	22 22 21 20 10 10 17 16 1	1 - 1 4 1 2 1 2 1 1 1 0 0 0		$\overline{}$	ᅮ		⇁	$\overline{}$	 $\overline{}$

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Bits [63:40]

Reserved, res0.

Aff3, bits [39:32]

PE affinity level 3. The <u>MPIDR_EL1</u>.Aff3 field, viewed from the highest Exception level of the associated PE or PEs.

This field has an implementation defined value.

Access to this field is **RO**.

FOV, bit [31]

Indicates that the SPMDEVAFF EL1.Aff0 field is valid.

FOV	Meaning			
0b0	SPMDEVAFF EL1.Aff0 is not valid,			
	and the PE affinity is above level 0			
	or a subset of level 0.			
0b1	SPMDEVAFF EL1.Aff0 is valid,			
	and the PE affinity is at level 0.			

This field has an implementation defined value.

Access to this field is **RO**.

U, bit [30] When SPMDEVAFF_EL1.F0V == 1:

Uniprocessor. The <u>MPIDR_EL1</u>.U field, viewed from the highest Exception level of the associated PE.

This field has an implementation defined value.

Access to this field is **RO**.

Otherwise:

Reserved, unknown.

Bits [29:25]

Reserved, res0.

MT, bit [24] When SPMDEVAFF EL1.F0V == 1:

Multithreaded. The <u>MPIDR_EL1</u>.MT field, viewed from the highest Exception level of the associated PE.

This field has an implementation defined value.

Access to this field is **RO**.

Otherwise:

Reserved, unknown.

Aff2, bits [23:16]

When affine with a PE or PEs at affinity level 2 or below:

PE affinity level 2. The <u>MPIDR_EL1</u>.Aff2 field, viewed from the highest Exception level of the associated PE or PEs.

This field has an implementation defined value.

Access to this field is **RO**.

When affine with a sub-set of PEs at affinity level 2:

PE affinity level 2. Defines part of the <u>MPIDR_EL1</u>.Aff2 field, viewed from the highest Exception level of the associated PEs.

Aff2	Meaning
0bxxxxxxx1	SPMDEVAFF_EL1.Aff2[7:1]
	is the value of
	MPIDR EL1.Aff2[7:1],
	viewed from the highest
	Exception level of the
	associated PEs.

0bxxxxxx10	SPMDEVAFF_EL1.Aff2[7:2] is the value of MPIDR_EL1.Aff2[7:2], viewed from the highest Exception level of the associated PEs.
0bxxxxx100	SPMDEVAFF_EL1.Aff2[7:3] is the value of MPIDR_EL1.Aff2[7:3], viewed from the highest Exception level of the
0bxxxx1000	associated PEs. SPMDEVAFF_EL1.Aff2[7:4] is the value of MPIDR_EL1.Aff2[7:4], viewed from the highest
0bxxx10000	Exception level of the associated PEs. SPMDEVAFF_EL1.Aff2[7:5] is the value of MPIDR_EL1.Aff2[7:5], viewed from the highest
0bxx100000	Exception level of the associated PEs. SPMDEVAFF_EL1.Aff2[7:6] is the value of MPIDR_EL1.Aff2[7:6], viewed from the highest Exception level of the
0bx1000000	associated PEs. SPMDEVAFF_EL1.Aff2[7] is the value of MPIDR_EL1.Aff2[7], viewed from the highest Exception level of the associated PEs.

Access to this field is **RO**.

Otherwise:

PE affinity level NOT DEFINED. Indicates whether the PE affinity is at level 3.

Aff2	Meaning
0x80	PE affinity is at level 3.

All other values are reserved.

Access to this field is **RO**.

Aff1, bits [15:8]

When affine with a PE or PEs at affinity level 1 or below:

PE affinity level 1. The <u>MPIDR_EL1</u>.Aff1 field, viewed from the highest Exception level of the associated PE or PEs.

This field has an implementation defined value.

Access to this field is **RO**.

When affine with a sub-set of PEs at affinity level 1:

PE affinity level 1. Defines part of the <u>MPIDR_EL1</u>.Aff1 field, viewed from the highest Exception level of the associated PEs.

Aff1	Meaning
0bxxxxxxx1	SPMDEVAFF_EL1.Aff1[7:1]
	is the value of
	<u>MPIDR_EL1</u> .Aff1[7:1],
	viewed from the highest
	Exception level of the
	associated PEs.
0bxxxxxx10	SPMDEVAFF_EL1.Aff1[7:2]
	is the value of
	<u>MPIDR_EL1</u> .Aff1[7:2],
	viewed from the highest
	Exception level of the
	associated PEs.
0bxxxxx100	SPMDEVAFF_EL1.Aff1[7:3]
	is the value of
	MPIDR_EL1.Aff1[7:3],
	viewed from the highest
	Exception level of the
	associated PEs.
0bxxxx1000	SPMDEVAFF_EL1.Aff1[7:4]
	is the value of
	MPIDR EL1.Aff1[7:4],
	viewed from the highest Exception level of the
	associated PEs.
0bxxx10000	SPMDEVAFF EL1.Aff1[7:5]
UUUUIXXXUU	is the value of
	MPIDR EL1.Aff1[7:5],
	viewed from the highest
	Exception level of the
	associated PEs.

0bxx100000	SPMDEVAFF_EL1.Aff1[7:6] is the value of MPIDR_EL1.Aff1[7:6], viewed from the highest Exception level of the associated PEs.
0bx1000000	SPMDEVAFF_EL1.Aff1[7] is the value of MPIDR_EL1.Aff1[7], viewed from the highest Exception level of the associated PEs.

Access to this field is **RO**.

Otherwise:

PE affinity level 1. Indicates whether the PE affinity is at level 2.

Aff1	Meaning		
0x00	PE affinity is above level 2 or a		
	subset of level 2.		
0x80	PE affinity is at level 2.		

This field has an implementation defined value.

Access to this field is **RO**.

Aff0, bits [7:0] When affine with a PE at affinity level 0:

PE affinity level 0. The <u>MPIDR_EL1</u>.Aff0 field, viewed from the highest Exception level of the associated PE.

This field has an implementation defined value.

Access to this field is **RO**.

When affine with a sub-set of PEs at affinity level 0:

PE affinity level 0. Defines part of the MPIDR_EL1.Aff0 field, viewed from the highest Exception level of the associated PEs.

Aff0 Meaning	
--------------	--

0bxxxxxxx1	SPMDEVAFF_EL1.Aff0[7:1] is the value of
	MPIDR EL1.Aff0[7:1],
	viewed from the highest
	Exception level of the
	associated PEs.
0bxxxxxx10	SPMDEVAFF EL1.Aff0[7:2]
0.2111111111111111111111111111111111111	is the value of
	MPIDR EL1.Aff0[7:2],
	viewed from the highest
	Exception level of the
	associated PEs.
0bxxxxx100	SPMDEVAFF EL1.Aff0[7:3]
0.0111111111111111111111111111111111111	is the value of
	MPIDR EL1.Aff0[7:3],
	viewed from the highest
	Exception level of the
	associated PEs.
0bxxxx1000	SPMDEVAFF EL1.Aff0[7:4]
	is the value of
	MPIDR EL1.Aff0[7:4],
	viewed from the highest
	Exception level of the
	associated PEs.
0bxxx10000	SPMDEVAFF EL1.Aff0[7:5]
	is the value $o\overline{f}$
	<u>MPIDR_EL1</u> .Aff0[7:5],
	viewed from the highest
	Exception level of the
	associated PEs.
0bxx100000	SPMDEVAFF_EL1.Aff0[7:6]
	is the value of
	<u>MPIDR_EL1</u> .Aff0[7:6],
	viewed from the highest
	Exception level of the
	associated PEs.
0bx1000000	SPMDEVAFF_EL1.Aff0[7]
	is the value of
	MPIDR_EL1.Aff0[7],
	viewed from the highest
	Exception level of the
	associated PEs.

Access to this field is **RO**.

Otherwise:

PE affinity level 0. Indicates whether the PE affinity is at level 1.

Aff0	Meaning		
0x00	PE affinity is above level 1 or a		
	subset of level 1.		
0x80	PE affinity is at level 1.		

Access to this field is **RO**.

Accessing SPMDEVAFF EL1

Reads of SPMDEVAFF_EL1 are not affected by the value of <u>VMPIDR EL2</u> at any Exception level.

If System PMU <s> has affinity only with this PE, then it is implementation defined whether SPMDEVAFF_EL1 reads-as-zero or reads the same value as MPIDR EL1.

To access SPMDEVAFF_EL1 for System PMU <s>, set SPMSELR EL0.SYSPMUSEL to s.

SPMDEVAFF EL1 reads-as-zero if any of the following are true:

- The System PMU selected by <u>SPMSELR_EL0</u>.SYSPMUSEL is not implemented.
- System PMU <s> has no affinity with the PE or cluster of PEs.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, SPMDEVAFF EL1

op0	op1	CRn	CRm	op2
0b10	0b000	0b1001	0b1101	0b110

```
elsif HaveEL(EL3) && MDCR EL3.EnPM2 == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] =
SPMDEVAFF_EL1[UInt(SPMSELR_EL0.SYSPMUSEL)];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR EL3.EnPM2 == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && MDCR EL3.EnPM2 == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] =
SPMDEVAFF EL1[UInt(SPMSELR EL0.SYSPMUSEL)];
elsif PSTATE.EL == EL3 then
    X[t, 64] =
SPMDEVAFF EL1[UInt(SPMSELR EL0.SYSPMUSEL)];
```

AArch32 AArch64 AArch32 AArch64 Index by External Registers Registers Instructions Instructions Encoding Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.