AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

# HFGWTR2\_EL2, Hypervisor Fine-Grained Write Trap Register 2

The HFGWTR2 EL2 characteristics are:

## **Purpose**

Provides controls for traps of MSR and MCR writes of System registers.

## **Configuration**

This register is present only when FEAT\_FGT2 is implemented. Otherwise, direct accesses to HFGWTR2 EL2 are undefined.

#### **Attributes**

HFGWTR2 EL2 is a 64-bit register.

## Field descriptions

6362616059585756555453525150494847464544434241403938373635

34

33

32

RES0

RES0

nRCWSMASK\_EL1RES0nPFAR\_EL1

31302928272625242322212019181716151413121110 9 8 7 6 5 4 3

2

(

#### Bits [63:3]

Reserved, res0.

# nRCWSMASK\_EL1, bit [2] When FEAT THE is implemented:

Trap MSR or MSRR writes of RCWSMASK\_EL1 at EL1 using AArch64 to EL2.

nRCWSMASK EL1 Meaning

0b0	If EL2 is implemented and enabled in the current Security state, then MSR or MSRR writes of RCWSMASK_EL1 at EL1 using AArch64 are trapped to EL2 and reported with EC syndrome value 0x18 for 64-bit
0b1	access and 0x14 for 128-bit access, unless the write generates a higher priority exception. MSR or MSRR writes of RCWSMASK_EL1 are not trapped by this mechanism.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
  - When EL3 is not implemented, this field resets to 0.
  - $\circ$  Otherwise, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### Bit [1]

Reserved, res0.

# nPFAR\_EL1, bit [0] When FEAT\_PFAR is implemented:

Trap MSR writes of PFAR EL1 at EL1 using AArch64 to EL2.

nPFAR_EL1	Meaning
0b0	If EL2 is implemented and
	enabled in the current
	Security state, then MSR
	writes of <u>PFAR_EL1</u> at
	EL1 using AArch64 are
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the write generates
	a higher priority
	exception.
0b1	MSR writes of <a href="PFAR_EL1">PFAR_EL1</a>
	are not trapped by this
	mechanism.

This field is ignored by the PE and treated as zero when all of the following are true:

- EL3 is implemented.
- SCR EL3.FGTEn2 == 0.

The reset behavior of this field is:

- On a Warm reset:
  - When EL3 is not implemented, this field resets to 0.
  - Otherwise, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

## Accessing HFGWTR2\_EL2

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, HFGWTR2\_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0011	0b0001	0b011

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
```

```
if EL2Enabled() && HCR EL2.<NV2, NV> == '11' then
        X[t, 64] = NVMem[0x2C8];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.FGTEn2 == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR EL3.FGTEn2 == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = HFGWTR2\_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = HFGWTR2 EL2;
```

## MSR HFGWTR2 EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0011	0b0001	0b011

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        NVMem[0x2C8] = X[t, 64];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.FGTEn2 == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR_EL3.FGTEn2 == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        HFGWTR2\_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    HFGWTR2\_EL2 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.