AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers

# VMECID\_P\_EL2, Primary MECID for EL1&0 stage 2 translation regime

The VMECID P EL2 characteristics are:

## **Purpose**

Primary MECID for EL1&0 stage 2 translation regime.

### **Configuration**

This register is present only when FEAT\_MEC is implemented, IsCurrentSecurityState(SS\_Realm) and (EL2 is implemented or EL3 is implemented). Otherwise, direct accesses to VMECID\_P\_EL2 are undefined.

#### **Attributes**

VMECID P EL2 is a 64-bit register.

## Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48	47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32					
RES0						
RES0	RESO MECID					
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					

#### Bits [63:16]

Reserved, res0.

#### **MECID**, bits [15:0]

If MECIDWidth is less than 16, bits[15:MECIDWidth] are res0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

## **Accessing VMECID P EL2**

Accesses to this register use the following encodings in the System register encoding space:

## MRS <Xt>, VMECID P EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b1001	0b000

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    if !IsCurrentSecurityState(SS_Realm) then
        UNDEFINED;
    else
        X[t, 64] = VMECID_P_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = VMECID_P_EL2;
```

# MSR VMECID\_P\_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1010	0b1001	0b000

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    if !IsCurrentSecurityState(SS_Realm) then
        UNDEFINED;
    else
        VMECID_P_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    VMECID_P_EL2 = X[t, 64];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.