ICH_ELRSR_EL2, Interrupt Controller Empty List Register Status Register

The ICH ELRSR EL2 characteristics are:

Purpose

These registers can be used to locate a usable List register when the hypervisor is delivering an interrupt to a VM.

Configuration

AArch64 System register ICH_ELRSR_EL2 bits [31:0] are architecturally mapped to AArch32 System register ICH_ELRSR[31:0].

This register is present only when FEAT_GICv3 is implemented and (EL2 is implemented or EL3 is implemented). Otherwise, direct accesses to ICH_ELRSR_EL2 are undefined.

If EL2 is not implemented, this register is res0 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

ICH ELRSR EL2 is a 64-bit register.

Field descriptions

63626160595857565554535251504948	47	46	45	44	43	42	41	4
						RES0		
RES0	Status15	Status14	Status13	Status12	Status11	Status10	Status9	Sta
31302928272625242322212019181716	15	14	13	12	11	10	9	

Bits [63:16]

Reserved, res0.

Status<n>, bit [n], for n = 15 to 0

Status bit for List register <n>, ICH LR<n> EL2:

Status <n> Meaning</n>	
------------------------	--

0b0	List register
	ICH_LR <n>_EL2, if</n>
	implemented, contains a
	valid interrupt. Using this
	List register can result in
	overwriting a valid
	interrupt.
0b1	List register
	ICH LR <n> EL2 does not</n>
	contain a valid interrupt.
	The List register is empty
	and can be used without
	overwriting a valid
	interrupt or losing an EOI
	maintenance interrupt.
	-

For any List register <n>, the corresponding status bit is set to 1 if ICH_LR<n>_EL2.State is 0b00 and either ICH_LR<n>_EL2.HW is 1 or ICH_LR<n>_EL2.EOI (bit [41]) is 0.

Otherwise the status bit takes the value 0.

Accessing ICH_ELRSR_EL2

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, ICH_ELRSR_EL2

op0	op1	CRn	CRm	op2	
0b11	0b100	0b1100	0b1011	0b101	

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if ICC_SRE_EL2.SRE == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ICH\_ELRSR\_EL2;
elsif PSTATE.EL == EL3 then
    if ICC_SRE_EL3.SRE == '0' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = ICH\_ELRSR\_EL2;
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.