Read Check Write Software Compare and Swap doubleword in memory reads a 64-bit doubleword from memory, and compares it against the value held in a register. If the comparison is equal, the value in a second register is conditionally written to memory. Storing back to memory is conditional on RCW Checks and RCWS Checks. If the write is performed, the read and the write occur atomically such that no other modification of the memory location can take place between the read and the write. This instruction updates the condition flags based on the result of the update of memory.

- RCWSCASA and RCWSCASAL load from memory with acquire semantics.
- RCWSCASL and RCWSCASAL store to memory with release semantics.
- RCWSCAS has neither acquire nor release semantics.

Integer (FEAT_THE)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0 1 0 1 1 0 0 1 A R 1
                              Rs
                                     0 0 0 0 1 0
                                                         Rn
```

```
RCWSCAS (A == 0 \&\& R == 0)
```

```
RCWSCAS <Xs>, <Xt>, [<Xn | SP>]
```

RCWSCASA (A == 1 && R == 0)

```
RCWSCASA <Xs>, <Xt>, [<Xn SP>]
```

RCWSCASAL (A == 1 && R == 1)

```
RCWSCASAL <Xs>, <Xt>, [<Xn | SP>]
```

RCWSCASL (A == 0 && R == 1)

```
RCWSCASL <Xs>, <Xt>, [<Xn SP>]
if !IsFeatureImplemented(FEAT THE) then UNDEFINED;
integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);
boolean acquire = A == '1';
boolean release = R == '1';
boolean tagchecked = n != 31;
```

Assembler Symbols

```
<Xs> Is the 64-bit name of the general-purpose register to be
```

compared and loaded, encoded in the "Rs" field.

<*Xt>* Is the 64-bit name of the general-purpose register to be

conditionally stored, encoded in the "Rt" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or

stack pointer, encoded in the "Rn" field.

Operation

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel; Build timestamp: 2023-09-18T17:56

Sh Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.