<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Pseu

ST4Q (scalar plus scalar)

Contiguous store four-quadword structures from four vectors (scalar index)

Contiguous store four-quadword structures, each from the same element number in four vector registers to the memory address generated by a 64-bit scalar base and a 64-bit scalar index register scaled by the element size (LSL option) and added to the base address. After each structure access the index value is incremented by four. The index register is not updated by the instruction.

Each predicate element applies to the same element number in each of the four vector registers, or equivalently to the four consecutive quadwords in memory which make up each structure. Inactive structures are not written to memory.

SVE2 (FEAT_SVE2p1)

```
3130292827262524 23 22 212019181716151413121110 9 8 7 6 5 4 3 2 1 0

1 1 0 0 1 0 0 1 1 1 Rm 0 0 0 Pg Rn Zt

num<1>num<0>
```

```
ST4Q { <Zt1>.Q, <Zt2>.Q, <Zt3>.Q, <Zt4>.Q }, <Pg>, [<Xn | SP>, <Xm>, ]
```

```
if !HaveSVE2p1() && !HaveSME2p1() then UNDEFINED;
if Rm == '11111' then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer g = UInt(Pg);
constant integer esize = 128;
constant integer nreg = 4;
```

Assembler Symbols

<zt1></zt1>	Is the name of the first scalable vector register to be transferred, encoded in the "Zt" field.
<zt2></zt2>	Is the name of the second scalable vector register to be transferred, encoded as "Zt" plus 1 modulo 32.
<zt3></zt3>	Is the name of the third scalable vector register to be transferred, encoded as "Zt" plus 2 modulo 32.
<zt4></zt4>	Is the name of the fourth scalable vector register to be transferred, encoded as "Zt" plus 3 modulo 32.
<pg></pg>	Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

```
<Xn|SP> Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<Xm> Is the 64-bit name of the general-purpose offset register, encoded in the "Rm" field.
```

Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(64) base;
bits(PL) mask = P[g, PL];
bits(64) offset;
constant integer mbytes = esize DIV 8;
array [0..3] of bits(VL) values;
boolean contiguous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = TRUE;
AccessDescriptor accdesc = CreateAccDescSVE (MemOp_STORE, nontemporal, of
if !<u>AnyActiveElement</u>(mask, esize) then
    if n == 31 && ConstrainUnpredictableBool (Unpredictable_CHECKSPNONEA
         CheckSPAlignment();
else
    if n == 31 then <a href="CheckSPAlignment">CheckSPAlignment</a>();
    base = if n == 31 then SP[] else X[n, 64];
    offset = X[m, 64];
for r = 0 to nreg-1
    values[r] = \mathbb{Z}[(t+r) \text{ MOD } 32, \text{ VL}];
for e = 0 to elements-1
    for r = 0 to nreg-1
         if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
              integer eoff = <u>UInt</u>(offset) + (e * nreg) + r;
             bits(64) addr = base + eoff * mbytes;
             Mem[addr, mbytes, accdesc] = Elem[values[r], e, esize];
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel; Build timestamp: 2023-09-18T17:56

Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.