SQDMLAL, SQDMLAL2 (vector)

Signed saturating Doubling Multiply-Add Long. This instruction multiplies corresponding signed integer values in the lower or upper half of the vectors of the two source SIMD&FP registers, doubles the results, and accumulates the final results with the vector elements of the destination SIMD&FP register. The destination vector elements are twice as long as the elements that are multiplied.

If overflow occurs with any of the results, those results are saturated. If saturation occurs, the cumulative saturation bit *FPSR*.OC is set.

The SQDMLAL instruction extracts each source vector from the lower half of each source register. The SQDMLAL2 instruction extracts each source vector from the upper half of each source register.

Depending on the settings in the *CPACR_EL1*, *CPTR_EL2*, and *CPTR_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: Scalar and Vector

Scalar

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 0 1 1 1 1 0 size 1 Rm 1 0 0 1 0 0 Rn Rd
```

SQDMLAL <Va><d>, <Vb><n>, <Vb><m>

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);

if size == '00' | | size == '11' then UNDEFINED;
constant integer esize = 8 << UInt(size);
constant integer datasize = esize;
integer elements = 1;
integer part = 0;

boolean sub_op = (o1 == '1');</pre>
```

Vector

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 Q 0 0 1 1 1 0 size 1 Rm 1 0 0 1 0 0 Rn Rd

o1
```

```
{\tt SQDMLAL\{2\}} \quad {\tt <Vd>.<Ta>, \quad {\tt <Vn>.<Tb>, \quad {\tt <Vm>.<Tb>}}
```

```
integer d = <u>UInt</u>(Rd);
integer n = <u>UInt</u>(Rn);
integer m = <u>UInt</u>(Rm);
```

```
if size == '00' || size == '11' then UNDEFINED;
constant integer esize = 8 << <u>UInt</u>(size);
constant integer datasize = 64;
integer part = <u>UInt</u>(Q);
integer elements = datasize DIV esize;
boolean sub_op = (o1 == '1');
```

Assembler Symbols

2

Is the second and upper half specifier. If present it causes the operation to be performed on the upper 64 bits of the registers holding the narrower elements, and is encoded in "Q":

Q	2
0	[absent]
1	[present]

<Vd>

Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<Ta>

Is an arrangement specifier, encoded in "size":

size	<ta></ta>
0.0	RESERVED
01	4S
10	2D
11	RESERVED

<Vn>

Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Tb>

Is an arrangement specifier, encoded in "size:Q":

size	Q	<tb></tb>
0.0	Х	RESERVED
01	0	4 H
01	1	8H
10	0	2S
10	1	4S
11	Х	RESERVED

<Vm>

Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

<Va>

Is the destination width specifier, encoded in "size":

size	<va></va>
0.0	RESERVED
01	S
10	D
11	RESERVED

<d>

Is the number of the SIMD&FP destination register, encoded in the "Rd" field.

<Vb>

Is the source width specifier, encoded in "size":

size	<vb></vb>
00	RESERVED
01	Н
10	S
11	RESERVED

<n>

Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m>

Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = Vpart[n, part, datasize];
bits(datasize) operand2 = Vpart[m, part, datasize];
bits (2*datasize) operand3 = V[d, 2*datasize];
bits(2*datasize) result;
integer element1;
integer element2;
bits(2*esize) product;
integer accum;
boolean sat1;
boolean sat2;
for e = 0 to elements-1
    element1 = SInt(Elem[operand1, e, esize]);
    element2 = SInt(Elem[operand2, e, esize]);
    (product, sat1) = <u>SignedSatQ</u>(2 * element1 * element2, 2 * esize);
    if sub_op then
        accum = <u>SInt(Elem[operand3, e, 2*esize]) - <u>SInt(product);</u></u>
    else
        accum = <u>SInt(Elem[operand3, e, 2*esize]) + <u>SInt(product);</u></u>
    (<u>Elem</u>[result, e, 2*esize], sat2) = <u>SignedSatQ</u>(accum, 2 * esize);
    if sat1 | sat2 then FPSR.QC = '1';
V[d, 2*datasize] = result;
```

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56

Sh Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.