AArch64 Registers

AArch32 Instructions

AArch64 **Instructions**

Index by Encoding

External Registers

MSMON CSU OFSR, MPAM CSU Monitor **Overflow Status Register**

The MSMON CSU OFSR characteristics are:

Purpose

MSMON CSU OFSR is a 32-bit read-only register that shows bitmap of CSU monitor instance overflow status for a contiguous group of 32 monitor instances.

MSMON CSU OFSR s gives a bitmap of pending CSU overflow status for 32 Secure CSU monitor instances. MSMON CSU OFSR ns gives a bitmap of pending CSU overflow status for 32 Non-secure CSU monitor instances. MSMON CSU OFSR rt gives a bitmap of pending CSU overflow status for 32 Root CSU monitor instances. MSMON CSU OFSR rl gives a bitmap of pending CSU overflow status for 32 Realm CSU monitor instances.

Configuration

This register is present only when FEAT MPAM is implemented, MPAMF IDR.HAS MSMON == 1, MPAMF MSMON IDR.MSMON CSU == 1 and MPAMF CSUMON IDR.HAS OFSR == 1. Otherwise, direct accesses to MSMON CSU OFSR are res0.

The power and reset domain of each MSC component is specific to that component.

Attributes

MSMON CSU OFSR is a 32-bit register.

Field descriptions

28 27 26 25 OFPND31OFPND30OFPND29OFPND28OFPND27OFPND26OFPND25OFPND24OFPND23OFPND22OFF

OFPND $\langle i \rangle$, bit [i], for i = 31 to 0

Overflow status bitmap for CSU monitor instances. The RIS and the contiguous range of CSU monitor instances are set in MSMON CFG MON SEL. i of 0 corresponds to the CSU monitor instance MSMON CFG MON SEL.MON SEL & 0xFFE0.

OFPND <i></i>	Meaning
0b0	CSU monitor instance
	(<u>MSMON_CFG_MON_SEL</u> .MON_SEL
	& $0xFFE0 + i$) does not have a
	pending overflow.
0b1	CSU monitor instance
	(MSMON_CFG_MON_SEL.MON_SEL
	& $0 \times FFEO + i$) has a pending
	overflow.

After reading <u>MSMON_OFLOW_SR</u> to determine that a CSU monitor instance has a pending overflow and which RIS values have pending overflows, an interrupt service routine could poll groups of 32 monitor instances in a RIS for pending monitors by reading this bitmap and incrementing <u>MSMON_CFG_MON_SEL.MON_SEL.MON_SEL.By</u> 32.

Accessing MSMON_CSU_OFSR

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MSMON_CSU_OFSR_s must only be accessible from the Secure MPAM feature page.
- MSMON_CSU_OFSR_ns must only be accessible from the Nonsecure MPAM feature page.
- MSMON_CSU_OFSR_rt must only be accessible from the Root MPAM feature page.
- MSMON_CSU_OFSR_rl must only be accessible from the Realm MPAM feature page.

MSMON_CSU_OFSR_s, MSMON_CSU_OFSR_ns, MSMON_CSU_OFSR_rt, and MSMON_CSU_OFSR_rl must be separate registers:

- The Secure instance (MSMON_CSU_OFSR_s) accesses the CSU monitor overflow status bitmap used for Secure PARTIDs.
- The Non-secure instance (MSMON_CSU_OFSR_ns) accesses the CSU monitor overflow status bitmap used for Non-secure PARTIDs.
- The Root instance (MSMON_CSU_OFSR_rt) accesses the CSU monitor overflow status bitmap used for Root PARTIDs.
- The Realm instance (MSMON_CSU_OFSR_rl) accesses the CSU monitor overflow status bitmap used for Realm PARTIDs.

MSMON_CSU_OFSR can be accessed through the memory-mapped interfaces:

Component	onent Frame		Instance
MPAM	MPAMF_BASE_s	0x0858	MSMON_CSU_OFSR_s

Accesses on this interface are RO.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x0858	MSMON_CSU_OFSR_ns

Accesses on this interface are RO.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x0858	MSMON_CSU_OFSR_rt

When FEAT RME is implemented, accesses on this interface are RO.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x0858	MSMON_CSU_OFSR_rl

When FEAT_RME is implemented, accesses on this interface are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.