CNTELOACR, Counter-timer ELO Access Control Register

The CNTELOACR characteristics are:

Purpose

An implementation of CNTEL0ACR in the frame at CNTBaseN controls whether the <u>CNTPCT</u>, <u>CNTVCT</u>, <u>CNTFRQ</u>, EL1 Physical Timer, and Virtual Timer registers are visible in the frame at CNTEL0BaseN.

Configuration

It is implementation defined whether CNTELOACR is implemented in the Core power domain or in the Debug power domain.

Implementation of this register is optional.

For more information, see 'Power and reset domains for the system level implementation of the Generic Timer'.

Attributes

CNTELOACR is a 32-bit register.

Field descriptions

31302928272625242322212019181716151413121110) 9	8	765432	1	0
RES0	ELOPTEN	ELOVTEN	RES0	ELOVCTEN	ELOPCTEN

Bits [31:10]

Reserved, res0.

ELOPTEN, bit [9]

Second view read/write access control for the EL1 Physical Timer registers. This bit controls whether the <u>CNTP_CVAL</u>, <u>CNTP_TVAL</u>, and <u>CNTP_CTL</u> registers in the current CNTBaseN frame are also accessible in the corresponding CNTEL0BaseN frame.

ELOPTEN	Meaning
0b0	No access. Registers are
	res0 in the second view.

0b1	Access permitted. If the registers are accessible in the current frame then they
	are accessible in the second
	view.

The reset behavior of this field is:

• On a Timer reset, this field resets to an architecturally unknown value.

ELOVTEN, bit [8]

Second view read/write access control for the Virtual Timer registers. This bit controls whether the <u>CNTV_CVAL</u>, <u>CNTV_TVAL</u>, and <u>CNTV_CTL</u> registers in the current CNTBaseN frame are also accessible in the corresponding CNTEL0BaseN frame.

ELOVTEN	Meaning
0d0	No access. Registers are res0 in the second view.
0b1	Access permitted. If the registers are accessible in the current frame then they are accessible in the second view.

The definition of this bit means that, if the Virtual Timer registers are not implemented in the current CNTBaseN frame, then the Virtual Timer register addresses are res0 in the corresponding CNTEL0BaseN frame, regardless of the value of this bit.

The reset behavior of this field is:

• On a Timer reset, this field resets to an architecturally unknown value.

Bits [7:2]

Reserved, res0.

ELOVCTEN, bit [1]

Second view read access control for CNTVCT and CNTFRQ.

ELOVCTEN	Meaning
0b0	CNTVCT is not visible in
	the second view.
	If ELOPCTEN is set to 0,
	CNTFRQ is not visible in
	the second view.

<u>CNTVC</u>	Access permitted. If CNTVCT and CNTFRQ are
	visible in the current
	frame then they are visible
	in the second view.

The reset behavior of this field is:

 On a Timer reset, this field resets to an architecturally unknown value.

ELOPCTEN, bit [0]

Second view read access control for CNTPCT and CNTFRO.

ELOPCTEN	Meaning
0b0	CNTPCT is not visible in
	the second view.
	If EL0VCTEN is set to 0,
	CNTFRQ is not visible in
	the second view.
0b1	Access permitted. If
	<u>CNTPCT</u> and <u>CNTFRQ</u> are
	visible in the current frame
	then they are visible in the
	second view.

The reset behavior of this field is:

• On a Timer reset, this field resets to an architecturally unknown value.

Accessing CNTELOACR

CNTELOACR can be implemented in any implemented CNTBaseN frame.

'CNTCTLBase status and control fields for the CNTBaseN and CNTEL0BaseN frames' describes the status fields that identify whether a CNTBaseN frame is implemented, and for an implemented frame:

- Whether the CNTBaseN frame has virtual timer capability.
- Whether the corresponding CNTEL0BaseN frame is implemented.
- For an implementation that recognizes two Security states, whether the CNTBaseN frame, and any corresponding CNTEL0BaseN frame, is accessible by Non-secure accesses.

If CNTELOACR is not implemented in an implemented CNTBaseN frame:

- The register location in that frame is RAZ/WI.
- If the corresponding CNTEL0BaseN frame is implemented, the registers CNTP_CTL, CNTP_TVAL, CNTP_TVAL, CNTPCT, CNTP

<u>CNTV_CTL</u>, <u>CNTV_CVAL</u>, <u>CNTV_TVAL</u>, and <u>CNTVCT</u> are not visible in that frame.

CNTELOACR can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
Timer	CNTBaseN	0x014	CNTEL0ACR

Accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.