

LDAPUR (SIMD&FP)

Load-Acquire RCpc SIMD&FP Register (unscaled offset). This instruction loads a SIMD&FP register from memory. The address that is used for the load is calculated from a base register value and an optional immediate offset.

The instruction has memory ordering semantics as described in *Load-Acquire*, *Load-AcquirePC*, and *Store-Release*, except that:

- There is no ordering requirement, separate from the requirements of a Load-AcquirePC or a Store-Release, created by having a Store-Release followed by a Load-AcquirePC instruction.
- The reading of a value written by a Store-Release by a Load-AcquirePC instruction by the same observer does not make the write of the Store-Release globally observed.

This difference in memory ordering is not described in the pseudocode. Depending on the settings in the *CPACR_EL1*, *CPTR_EL2*, and *CPTR_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Unscaled offset (FEAT_LRCPC3)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
size		0	1	1	1	0	1	x	1	0	imm9										1	0	Rn				Rt				
opc																															

8-bit (size == 00 && opc == 01)

LDAPUR <Bt>, [<Xn | SP>{, #<sim>}]

16-bit (size == 01 && opc == 01)

LDAPUR <Ht>, [<Xn | SP>{, #<sim>}]

32-bit (size == 10 && opc == 01)

LDAPUR <St>, [<Xn | SP>{, #<sim>}]

64-bit (size == 11 && opc == 01)

LDAPUR <Dt>, [<Xn | SP>{, #<sim>}]

128-bit (size == 00 && opc == 11)

```
LDAPUR <Qt>, [<Xn|SP>{, #<sim>}]
```

```
integer scale = UInt(opc<1>:size);  
if scale > 4 then UNDEFINED;  
bits(64) offset = SignExtend(imm9, 64);
```

Assembler Symbols

<Bt>	Is the 8-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<Dt>	Is the 64-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<Ht>	Is the 16-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<Qt>	Is the 128-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<St>	Is the 32-bit name of the SIMD&FP register to be transferred, encoded in the "Rt" field.
<Xn SP>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.
<sim>	Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field.

Shared Decode

```
integer n = UInt(Rn);  
integer t = UInt(Rt);  
MemOp memop = if opc<0> == '1' then MemOp_LOAD else MemOp_STORE;  
constant integer datasize = 8 << scale;  
boolean tagchecked = memop != MemOp_PREFETCH && (n != 31);
```

Operation

```
CheckFPAdvSIMDEnabled64();  
bits(64) address;  
bits(datasize) data;  
  
AccessDescriptor accdesc = CreateAccDescASIMDAcqRel(memop, tagchecked);  
  
if n == 31 then  
    CheckSPAlignment();  
    address = SP[];  
else  
    address = X[n, 64];  
  
address = address + offset;  
  
case memop of  
    when MemOp_STORE
```

```

    data = V[t, datasize];
    Mem[address, datasize DIV 8, accdesc] = data;

when MemOp\_LOAD
    data = Mem[address, datasize DIV 8, accdesc];
    V[t, datasize] = data;

```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

[Base
Instructions](#)

[SIMD&FP
Instructions](#)

[SVE
Instructions](#)

[SME
Instructions](#)

[Index by
Encoding](#)

[Sh
Pseu](#)

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode
no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This
document is Non-Confidential.