SIMD&FP Instructions SVE Instructions SME Instructions Index by Encoding

SQRDMLSH (indexed)

Base

Instructions

Signed saturating rounding doubling multiply-subtract high from accumulator (indexed)

Multiply then double all signed elements within each 128-bit segment of the first source vector and the specified signed element of the corresponding second source vector segment, and destructively subtract the rounded high half of each result to the corresponding elements of the addend and destination vector. Each destination element is saturated to the N-bit element's signed integer range $-2^{(N-1)}$ to $(2^{(N-1)})-1$.

The elements within the second source vector are specified using an immediate index which selects the same element position within each 128-bit vector segment. The index range is from 0 to one less than the number of elements per 128-bit segment, encoded in 1 to 3 bits depending on the size of the element.

It has encodings from 3 classes: 16-bit, 32-bit and 64-bit

16-bit

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 1 0 0 0 1 0 0 0 i3h 1 i3l Zm 0 0 0 1 0 1 Zn Zda
```

SQRDMLSH <Zda>.H, <Zn>.H, <Zm>.H[<imm>]

```
if !HaveSVE2() && !HaveSME() then UNDEFINED;
constant integer esize = 16;
integer index = UInt(i3h:i3l);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer da = UInt(Zda);
```

32-bit

```
3130292827262524 23 22 212019181716151413121110 9 8 7 6 5 4 3 2 1 0

0 1 0 0 0 1 0 0 1 0 1 2 Zm 0 0 0 1 0 1 Zn Zda

size<1>size<0> S
```

SQRDMLSH < Zda > . S, < Zn > . S, < Zm > . S[< imm >]

```
if !HaveSVE2() && !HaveSME() then UNDEFINED;
constant integer esize = 32;
integer index = UInt(i2);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer da = UInt(Zda);
```

64-bit

```
3130292827262524 23 22 212019181716151413121110 9 8 7 6 5 4 3 2 1 0

0 1 0 0 0 1 0 0 1 1 1 1 1 | 1 | 1 | Zm | 0 0 0 1 0 1 | Zn | Zda |

size<1>size<0> S
```

SQRDMLSH <Zda>.D, <Zn>.D, <Zm>.D[<imm>]

```
if !HaveSVE2() && !HaveSME() then UNDEFINED;
constant integer esize = 64;
integer index = UInt(i1);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer da = UInt(Zda);
```

Assembler Symbols

<Zda> Is the name of the third source and destination scalable

vector register, encoded in the "Zda" field.

<Zn> Is the name of the first source scalable vector register,

encoded in the "Zn" field.

<Zm> For the 16-bit and 32-bit variant: is the name of the second

source scalable vector register Z0-Z7, encoded in the "Zm"

field.

For the 64-bit variant: is the name of the second source

scalable vector register Z0-Z15, encoded in the "Zm" field.

<imm> For the 16-bit variant: is the element index, in the range 0

to 7, encoded in the "i3h:i3l" fields.

For the 32-bit variant: is the element index, in the range 0

to 3, encoded in the "i2" field.

For the 64-bit variant: is the element index, in the range 0

to 1, encoded in the "i1" field.

Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer elements = VL DIV esize;
constant integer eltspersegment = 128 DIV esize;
bits(VL) operand1 = Z[n, VL];
bits(VL) operand2 = Z[m, VL];
bits(VL) operand3 = Z[da, VL];
bits(VL) result;

for e = 0 to elements-1
   integer segmentbase = e - (e MOD eltspersegment);
   integer s = segmentbase + index;
   integer element1 = SInt(Elem[operand1, e, esize]);
   integer element2 = SInt(Elem[operand2, s, esize]);
   integer element3 = SInt(Elem[operand3, e, esize]);
   integer res = (element3 << esize) - (2 * element1 * element2);</pre>
```

```
\underline{Elem}[result, e, esize] = \underline{SignedSat}((res + (1 << (esize - 1))) >> es
\underline{Z}[da, VL] = result;
```

Operational information

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is unpredictable:

- The MOVPRFX instruction must be unpredicated.
- The MOVPRFX instruction must specify the same destination register as this instruction.
- The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu