<u>SME</u>	Index by
Instructions	Encoding

Pseu

# **CMP**<cc> (wide elements)

Base

Instructions

Compare vector to 64-bit wide elements

SIMD&FP

**Instructions** 

Compare active integer elements in the first source vector with overlapping 64-bit doubleword elements in the second source vector, and place the boolean results of the specified comparison in the corresponding elements of the destination predicate. Inactive elements in the destination predicate register are set to zero. Sets the first (N), none (Z), !last (C) condition flags based on the predicate result, and the V flag to zero.

**SVE** 

Instructions

<cc></cc>	Comparison
EQ	equal
GE	signed greater than or equal
GT	signed greater than
HI	unsigned higher than
HS	unsigned higher than or same
LE	signed less than or equal
LO	unsigned lower than
LS	unsigned lower than or same
LT	signed less than
NE	not equal

It has encodings from 10 classes: <u>Equal</u>, <u>Greater than</u>, <u>Greater than or equal</u>, <u>Higher or same</u>, <u>Less than</u>, <u>Less than or equal</u>, <u>Lower</u>, Lower or same and Not equal

# **Equal**

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 0 1 0 0 1 0 0 size 0 Zm 0 0 1 Pg Zn 0 Pd

ne

```
CMPEQ \langle Pd \rangle . \langle T \rangle, \langle Pg \rangle / Z, \langle Zn \rangle . \langle T \rangle, \langle Zm \rangle . D
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '11' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Pd);
SVECmp op = Cmp EQ;
boolean unsigned = FALSE;</pre>
```

#### **Greater than**

31 30 29 28	27 26 25 24	23 22 21	20 19 18 17 16	15	14 13	12 11 10	9 8	7	6	5	4	3	2	1	0
0 0 1 0	0 1 0 0	size 0	Zm	0	1 0	Pg		Zn			1		P	d	
				U	lt						ne				

# CMPGT $\langle Pd \rangle . \langle T \rangle$ , $\langle Pq \rangle / Z$ , $\langle Zn \rangle . \langle T \rangle$ , $\langle Zm \rangle . D$

```
if ! HaveSVE() && ! HaveSME() then UNDEFINED;
if size == '11' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Pd);
SVECmp op = Cmp GT;
boolean unsigned = FALSE;</pre>
```

### **Greater than or equal**

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	5 15 14 13 12 11 10 9	9 8 7 6 5 4	3 2 1 0
0 0 1 0 0 1 0 0 size 0 Zm	0 1 0 Pg	Zn 0	Pd
	U It	ne	

## CMPGE $\langle Pd \rangle . \langle T \rangle$ , $\langle Pg \rangle / Z$ , $\langle Zn \rangle . \langle T \rangle$ , $\langle Zm \rangle . D$

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '11' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Pd);
SVECmp op = Cmp GE;
boolean unsigned = FALSE;</pre>
```

### **Higher**

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 0 1 0 0 1 0 0 size 0 Zm 1 1 0 Pg Zn 1 Pd

U lt ne
```

### CMPHI $\langle Pd \rangle . \langle T \rangle$ , $\langle Pq \rangle / Z$ , $\langle Zn \rangle . \langle T \rangle$ , $\langle Zm \rangle . D$

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '11' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Pd);
SVECmp op = Cmp_GT;
boolean unsigned = TRUE;</pre>
```

### **Higher or same**

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13	3 12 11 10	9 8 7 6 5	4 3 2 1 0
0 0 1 0 0 1 0 0 size 0 Zm	1 1 0	0 Pg	Zn	0 Pd
	U	lt		ne

# CMPHS $\langle Pd \rangle . \langle T \rangle$ , $\langle Pq \rangle / Z$ , $\langle Zn \rangle . \langle T \rangle$ , $\langle Zm \rangle . D$

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '11' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Pd);
SVECmp op = Cmp GE;
boolean unsigned = TRUE;</pre>
```

## **Less than**

31 30 29 28 27 26 25 24 23 22 21 20 19	18 17 16 15	5 14 13	12 11 10 9	8 7 6 5 4	3 2 1 0
0 0 1 0 0 1 0 0 size 0	Zm 0	0 1 1	Pg	Zn 0	Pd
	U	J It		ne	

## CMPLT $\langle Pd \rangle . \langle T \rangle$ , $\langle Pg \rangle / Z$ , $\langle Zn \rangle . \langle T \rangle$ , $\langle Zm \rangle . D$

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '11' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Pd);
SVECmp op = Cmp LT;
boolean unsigned = FALSE;</pre>
```

#### Less than or equal

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 0 1 0 0 1 0 0 size 0 Zm 0 1 Pd

U lt ne
```

# CMPLE $\langle Pd \rangle . \langle T \rangle$ , $\langle Pg \rangle / Z$ , $\langle Zn \rangle . \langle T \rangle$ , $\langle Zm \rangle . D$

```
if ! HaveSVE() && ! HaveSME() then UNDEFINED;
if size == '11' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Pd);
SVECmp op = Cmp LE;
boolean unsigned = FALSE;</pre>
```

#### Lower

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13	3 12 11 10	9 8 7 6 5	4 3 2 1 0
0 0 1 0 0 1 0 0 size 0 Zm	1 1 1	L Pg	Zn	0 Pd
	U It	t		ne

## CMPLO $\langle Pd \rangle . \langle T \rangle$ , $\langle Pq \rangle / Z$ , $\langle Zn \rangle . \langle T \rangle$ , $\langle Zm \rangle . D$

```
if ! HaveSVE() && ! HaveSME() then UNDEFINED;
if size == '11' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Pd);
SVECmp op = Cmp LT;
boolean unsigned = TRUE;</pre>
```

#### Lower or same

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14	13	12 11 10	9 8 7 6 5	4	3 2 1 0
0 0 1 0 0 1 0 0 size 0 Zm	1 1	1	Pg	Zn	1	Pd
	U	lt			ne	

## CMPLS $\langle Pd \rangle . \langle T \rangle$ , $\langle Pg \rangle / Z$ , $\langle Zn \rangle . \langle T \rangle$ , $\langle Zm \rangle . D$

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '11' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Pd);
SVECmp op = Cmp LE;
boolean unsigned = TRUE;</pre>
```

### Not equal

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 0 1 0 0 1 0 0 size 0 Zm 0 0 1 Pg Zn 1 Pd

ne
```

### CMPNE $\langle Pd \rangle . \langle T \rangle$ , $\langle Pq \rangle / Z$ , $\langle Zn \rangle . \langle T \rangle$ , $\langle Zm \rangle . D$

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '11' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Pd);
SVECmp op = Cmp NE;
boolean unsigned = FALSE;</pre>
```

### **Assembler Symbols**

<Pd>

Is the name of the destination scalable predicate register, encoded in the "Pd" field.

<T>

Is the size specifier, encoded in "size":

size	<t></t>
0.0	В
01	Н
10	S
11	RESERVED

<Pg>

Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<Zn>

Is the name of the first source scalable vector register, encoded in the "Zn" field.

<7.m>

Is the name of the second source scalable vector register, encoded in the "Zm" field.

### **Operation**

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(PL) mask = \underline{P}[g, PL];
bits(VL) operand1 = if \underline{AnyActiveElement}(mask, esize) then \underline{Z}[n, VL] else
bits (VL) operand2 = if \frac{\text{AnyActiveElement}}{\text{(mask, esize)}} then \frac{Z}{\text{[m, VL]}} else
bits(PL) result;
constant integer psize = esize DIV 8;
for e = 0 to elements-1
     integer element1 = <u>Int(Elem[operand1, e, esize]</u>, unsigned);
     if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
         boolean cond;
         integer element2 = Int(Elem[operand2, (e * esize) DIV 64, 64],
          case op of
              when Cmp_EQ cond = element1 == element2;
              when Cmp_NE cond = element1 != element2;
              when Cmp GE cond = element1 >= element2;
when Cmp LT cond = element1 < element2;</pre>
              when Cmp GT cond = element1 > element2;
              when Cmp_LE cond = element1 <= element2;
         bit pbit = if cond then '1' else '0';
         Elem[result, e, psize] = ZeroExtend(pbit, psize);
     else
         Elem[result, e, psize] = ZeroExtend('0', psize);
PSTATE.<N,Z,C,V> = PredTest (mask, result, esize);
P[d, PL] = result;
```

# **Operational information**

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then if PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its operand registers when its governing predicate register contains the same value for each execution.
  - The values of the NZCV flags.

If FEAT\_SME is implemented and the PE is in Streaming SVE mode, then any subsequent instruction which is dependent on the predicate register or NZCV condition flags written by this instruction might be significantly delayed.

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> <u>Instructions</u> <u>Instructions</u> <u>Instructions</u> <u>Encoding</u>

 $Internal\ version\ only:\ is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu