

## BRBINFINJ\_EL1, Branch Record Buffer Information Injection Register

The BRBINFINJ\_EL1 characteristics are:

### Purpose

The information of a Branch record for injection.

### Configuration

This register is present only when FEAT\_BRBE is implemented. Otherwise, direct accesses to BRBINFINJ\_EL1 are undefined.

### Attributes

BRBINFINJ\_EL1 is a 64-bit register.

### Field descriptions

|                              |    |    |    |    |    |    |    |    |    |    |    |            |    |     |      |    |      |    |    |                  |    |       |      |   |       |   |   |   |   |    |            |  |  |  |
|------------------------------|----|----|----|----|----|----|----|----|----|----|----|------------|----|-----|------|----|------|----|----|------------------|----|-------|------|---|-------|---|---|---|---|----|------------|--|--|--|
| 6362616059585756555453525150 |    |    |    |    |    |    |    |    |    |    |    |            |    |     |      | 49 | 4847 |    | 46 | 4544434241403938 |    |       |      |   |       |   |   |   |   | 37 | 3635343332 |  |  |  |
| RES0                         |    |    |    |    |    |    |    |    |    |    |    |            |    | CCU |      | CC |      |    |    |                  |    |       |      |   |       |   |   |   |   |    |            |  |  |  |
| RES0                         |    |    |    |    |    |    |    |    |    |    |    | LASTFAILED |    | T   | RES0 |    | TYPE |    |    |                  | EL | MPRED | RES0 |   | VALID |   |   |   |   |    |            |  |  |  |
| 31                           | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19         | 18 | 17  | 16   | 15 | 14   | 13 | 12 | 11               | 10 | 9     | 8    | 7 | 6     | 5 | 4 | 3 | 2 | 1  | 0          |  |  |  |

#### Bits [63:47]

Reserved, res0.

#### CCU, bit [46]

The number of PE clock cycles since the last Branch record entry is unknown.

| CCU | Meaning   |
|-----|---|
| 0b0 | Indicates that the number of PE clock cycles since the last Branch record is indicated by BRBINFINJ_EL1.CC. |
| 0b1 | Indicates that the number of PE clock cycles since the last Branch record is unknown.                       |

The value in this field is only valid when BRBINFINJ\_EL1.VALID != 0b00.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- When BRBINFINJ\_EL1.VALID == 0b00, access to this field is **RES0**.
- Otherwise, access to this field is **RW**.

### **CC, bits [45:32]**

The number of PE clock cycles since the last Branch record entry.

The format of this field uses a mantissa and exponent to express the cycle count value, as follows:

- CC bits[7:0] indicate the mantissa M.
- CC bits[13:8] indicate the exponent E.

The cycle count is expressed using the following function:

if IsZero(E) then UInt(M) else UInt('1':M:Zeros(UInt(E)-1))

If required, the cycle count is rounded to a multiple of  $2^{(E-1)}$  towards zero before being encoded.

A value of all ones in both the mantissa and exponent indicates the cycle count value exceeded the size of the cycle counter.

The value in this field is only valid when BRBINFINJ\_EL1.VALID != 0b00.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- Access is **RES0** if any of the following are true:
  - BRBINFINJ\_EL1.CCU == 1
  - BRBINFINJ\_EL1.VALID == 0b00
- Otherwise, access to this field is **RW**.

### **Bits [31:18]**

Reserved, res0.

### LASTFAILED, bit [17]

When FEAT\_TME is implemented:

Indicates transaction failure or cancellation.

| LASTFAILED | Meaning   |
|------------|---|
| 0b0        | Indicates that no transactions in a non-prohibited region have failed or been canceled between the previous Branch record and this Branch record.         |
| 0b1        | Indicates that at least one transaction in a non-prohibited region has failed or been canceled between the previous Branch record and this Branch record. |

The value in this field is only valid when BRBINFINJ\_EL1.VALID != 0b00.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- When BRBINFINJ\_EL1.VALID == 0b00, access to this field is **RES0**.
- Otherwise, access to this field is **RW**.

Otherwise:

Reserved, res0.

### T, bit [16]

When FEAT\_TME is implemented:

Transactional state.

| T   | Meaning  |
|-----|--|
| 0b0 | The branch or exception was not executed in Transactional state. |
| 0b1 | The branch or exception was executed in Transactional state.     |

The value in this field is only valid when BRBINFINJ\_EL1.VALID == 0b10 or BRBINFINJ\_EL1.VALID == 0b11.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- Access is **RES0** if any of the following are true:
  - BRBINFINJ\_EL1.VALID == 0b00
  - BRBINFINJ\_EL1.VALID == 0b01
- Otherwise, access to this field is **RW**.

**Otherwise:**

Reserved, res0.

**Bits [15:14]**

Reserved, res0.

**TYPE, bits [13:8]**

Branch type.

| TYPE     | Meaning  |
|----------|--|
| 0b000000 | Unconditional direct branch, excluding Branch with link.                                   |
| 0b000001 | Indirect branch, excluding Branch with link, Return from subroutine, and Exception return. |
| 0b000010 | Direct Branch with link.   |
| 0b000011 | Indirect Branch with link.   |
| 0b000101 | Return from subroutine.  |
| 0b000111 | Exception return.  |
| 0b001000 | Conditional direct branch.   |
| 0b100001 | Debug halt.  |
| 0b100010 | Call.  |
| 0b100011 | Trap.  |
| 0b100100 | SError.  |
| 0b100110 | Instruction debug.   |
| 0b100111 | Data debug.  |
| 0b101010 | Alignment.   |
| 0b101011 | Inst Fault.  |

|          |                   |
|----------|-------------------|
| 0b101100 | Data Fault.       |
| 0b101110 | IRQ.              |
| 0b101111 | FIQ.              |
| 0b111001 | Debug State Exit. |

---

All other values are reserved.

The value in this field is only valid when BRBINFINJ\_EL1.VALID != 0b00.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- When BRBINFINJ\_EL1.VALID == 0b00, access to this field is **RES0**.
- Otherwise, access to this field is **RW**.

## EL, bits [7:6]

The Exception Level at the target address.

| EL   | Meaning | Applies when                            |
|------|---------|---|
| 0b00 | EL0.    |   |
| 0b01 | EL1.    |   |
| 0b10 | EL2.    |   |
| 0b11 | EL3.    | When<br>FEAT_BRBEv1p1 is<br>implemented |

---

The value in this field is only valid when BRBINFINJ\_EL1.VALID == 0b11 or BRBINFINJ\_EL1.VALID == 0b01.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- Access is **RES0** if any of the following are true:
  - BRBINFINJ\_EL1.VALID == 0b00
  - BRBINFINJ\_EL1.VALID == 0b10
- Otherwise, access to this field is **RW**.

## MPRED, bit [5]

Branch mispredict.

| <b>MPRED</b> | <b>Meaning</b>   |
|--------------|--|
| 0b0          | Branch was correctly predicted or the result of the prediction was not captured. |
| 0b1          | Branch was incorrectly predicted.  |

The value in this field is only valid when BRBINFINJ\_EL1.VALID == 0b11 or BRBINFINJ\_EL1.VALID == 0b10.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- Access is **RES0** if any of the following are true:
  - BRBINFINJ\_EL1.VALID == 0b00
  - BRBINFINJ\_EL1.VALID == 0b01
  - BRBINFINJ\_EL1.TYPE[5] == 1
- Otherwise, access to this field is **RW**.

#### **Bits [4:2]**

Reserved, res0.

#### **VALID, bits [1:0]**

The Branch record is valid.

| <b>VALID</b> | <b>Meaning</b>   |
|--------------|--|
| 0b00         | <p>This Branch record is not valid.<br/>The values of following fields are not valid:</p> <ul style="list-style-type: none"> <li>• <a href="#">BRBTGTINJ_EL1</a>.ADDRESS.</li> <li>• <a href="#">BRBSRCINJ_EL1</a>.ADDRESS.</li> <li>• BRBINFINJ_EL1.MPRED.</li> <li>• BRBINFINJ_EL1.LASTFAILED.</li> <li>• BRBINFINJ_EL1.T.</li> <li>• BRBINFINJ_EL1.EL.</li> <li>• BRBINFINJ_EL1.TYPE.</li> <li>• BRBINFINJ_EL1.CC.</li> <li>• BRBINFINJ_EL1.CCU.</li> </ul> |

0b01 This Branch record is valid.  
The values of following fields are not valid:

- [BRBSRCINJ\\_EL1](#).ADDRESS.
- BRBINFINJ\_EL1.T.
- BRBINFINJ\_EL1.MPRED.

0b10 This Branch record is valid.  
The values of following fields are not valid:

- [BRBTGTINJ\\_EL1](#).ADDRESS.
- BRBINFINJ\_EL1.EL.

0b11 This Branch record is valid.

---

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

## Accessing BRBINFINJ\_EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, BRBINFINJ\_EL1

| op0  | op1   | CRn    | CRm    | op2   |
|------|-------|--------|--------|-------|
| 0b10 | 0b001 | 0b1001 | 0b0001 | 0b000 |

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
    when SDD == '1'" && MDCR_EL3.SBRBE != '11' &&
    SCR_EL3.NS == '0' then
        UNDEFINED;
    elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
    '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
    priority when SDD == '1'" && MDCR_EL3.SBRBE == 'x0'
    && SCR_EL3.NS == '1' then
        UNDEFINED;
    elsif EL2Enabled() &&
    IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) ||
    SCR_EL3.FGTEn == '1') && HDFGRTR_EL2.nBRBDATA == '0'
    then
        AArch64.SystemAccessTrap(EL2, 0x18);
```

```

        elsif HaveEL(EL3) && MDCR_EL3.SBRBE != '11' &&
SCR_EL3.NS == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            elsif HaveEL(EL3) && MDCR_EL3.SBRBE == 'x0' &&
SCR_EL3.NS == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = BRBINFINJ_EL1;
    elsif PSTATE.EL == EL2 then
        if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.SBRBE != '11' &&
SCR_EL3.NS == '0' then
            UNDEFINED;
        elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
'1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
priority when SDD == '1'" && MDCR_EL3.SBRBE == 'x0'
&& SCR_EL3.NS == '1' then
            UNDEFINED;
        elsif HaveEL(EL3) && MDCR_EL3.SBRBE != '11' &&
SCR_EL3.NS == '0' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            elsif HaveEL(EL3) && MDCR_EL3.SBRBE == 'x0' &&
SCR_EL3.NS == '1' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = BRBINFINJ_EL1;
    elsif PSTATE.EL == EL3 then
        X[t, 64] = BRBINFINJ_EL1;

```

## MSR BRBINFINJ\_EL1, <Xt>

| op0  | op1   | CRn    | CRm    | op2   |
|------|-------|--------|--------|-------|
| 0b10 | 0b001 | 0b1001 | 0b0001 | 0b000 |

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.SBRBE != '11' &&

```



```

SCR_EL3.NS == '0' then
    UNDEFINED;
    elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
'1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
priority when SDD == '1'" && MDCR_EL3.SBRBE == 'x0'
&& SCR_EL3.NS == '1' then
        UNDEFINED;
        elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) ||
SCR_EL3.FGTEn == '1') && HDFGWTR_EL2.nBRBDATA == '0'
then
            AArch64.SystemAccessTrap(EL2, 0x18);
            elsif HaveEL(EL3) && MDCR_EL3.SBRBE != '11' &&
SCR_EL3.NS == '0' then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
                elsif HaveEL(EL3) && MDCR_EL3.SBRBE == 'x0' &&
SCR_EL3.NS == '1' then
                    if Halted() && EDSCR.SDD == '1' then
                        UNDEFINED;
                    else
                        AArch64.SystemAccessTrap(EL3, 0x18);
                    else
                        BRBINFINJ_EL1 = X[t, 64];
            elsif PSTATE.EL == EL2 then
                if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.SBRBE != '11' &&
SCR_EL3.NS == '0' then
                    UNDEFINED;
                    elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
'1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
priority when SDD == '1'" && MDCR_EL3.SBRBE == 'x0'
&& SCR_EL3.NS == '1' then
                        UNDEFINED;
                        elsif HaveEL(EL3) && MDCR_EL3.SBRBE != '11' &&
SCR_EL3.NS == '0' then
                            if Halted() && EDSCR.SDD == '1' then
                                UNDEFINED;
                            else
                                AArch64.SystemAccessTrap(EL3, 0x18);
                            elsif HaveEL(EL3) && MDCR_EL3.SBRBE == 'x0' &&
SCR_EL3.NS == '1' then
                                if Halted() && EDSCR.SDD == '1' then
                                    UNDEFINED;
                                else
                                    AArch64.SystemAccessTrap(EL3, 0x18);
                                else
                                    BRBINFINJ_EL1 = X[t, 64];
            elsif PSTATE.EL == EL3 then
                BRBINFINJ_EL1 = X[t, 64];

```

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.