LORSA_EL1, LORegion Start Address (EL1)

The LORSA EL1 characteristics are:

Purpose

Indicates whether the current LORegion descriptor selected by LORC_EL1. DS is enabled, and holds the physical address of the start of the LORegion.

Configuration

This register is present only when FEAT_LOR is implemented. Otherwise, direct accesses to LORSA EL1 are undefined.


This register is res0 if any of the following apply:

- No LORegion descriptors are supported by the PE.
- LORC EL1.DS points to a LORegion that is not supported by the PE.

Attributes

LORSA_EL1 is a 64-bit register.

Field descriptions



Any of the fields in this register are permitted to be cached in a TLB.

Bits [63:56]

Reserved, res0.

SA, bits [55:16]

SA encoding when FEAT_D128 is implemented

3938373635343332 SA										
	SA									
3130292827262524	2322212019181716151413121110 9	8	7	6	5	4	3	2	1	0

SA, bits [39:0]

Bits [55:16] of the start physical address of the LORegion described in the current LORegion descriptor selected by LORC EL1.DS.

Bits[15:0] of this address are 0x0000.

For implementations with fewer than 56 physical address bits, the corresponding upper bits of this field are res0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

SA encoding when FEAT_LPA is implemented and FEAT_D128 is not implemented

39383736	35343332															
RES0	SA															
					SA											
31302928	27262524	232221	20191	8171	6151	41312	1110 9	8	7	6	5	4	3	7	<u> 1</u>	n

Bits [39:36]

Reserved, res0.

SA, bits [35:0]

Bits [51:16] of the start physical address of the LORegion described in the current LORegion descriptor selected by LORC EL1.DS.


Bits[15:0] of this address are 0x0000.

For implementations with fewer than 52 physical address bits, the corresponding upper bits of this field are res0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

SA encoding when FEAT LPA is not implemented



Bits [39:32]

Reserved, res0.

SA, bits [31:0]

Bits [47:16] of the start physical address of the LORegion described in the current LORegion descriptor selected by LORC EL1.DS.

Bits[15:0] of this address are 0x0000.

For implementations with fewer than 48 physical address bits, the corresponding upper bits of this field are res0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bits [15:1]

Reserved, res0.

Valid, bit [0]

Indicates whether the current LORegion descriptor is enabled.

Valid	Meaning					
0b0	LORegion descriptor is disabled.					
0b1	LORegion descriptor is enabled.					

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

Accessing LORSA EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, LORSA_EL1

op0	op1	CRn CRm		op2
0b11	0b000	0b1010	0b0100	0b000

```
UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR EL3.TLOR == '1' then
        UNDEFINED;
    elsif SCR EL3.NS == '0' then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.TLOR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) |
SCR_EL3.FGTEn == '1') && HFGRTR_EL2.LORSA_EL1 == '1'
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && SCR_EL3.TLOR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = LORSA\_EL1;
elsif PSTATE.EL == EL2 then
    if SCR EL3.NS == '0' then
        UNDEFINED;
    elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
'1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
priority when SDD == '1'" && SCR_EL3.TLOR == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR_EL3.TLOR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        X[t, 64] = LORSA\_EL1;
elsif PSTATE.EL == EL3 then
    if SCR_EL3.NS == '0' then
        UNDEFINED;
    else
        X[t, 64] = LORSA\_EL1;
```

MSR LORSA_EL1, <Xt>

op0	op1	CRn CRm		op2
0b11	0b000	0b1010	0b0100	0b000

```
if PSTATE.EL == ELO then
     UNDEFINED;
elsif PSTATE.EL == EL1 then
     if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
     && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR_EL3.TLOR == '1' then
```

```
UNDEFINED;
    elsif SCR_EL3.NS == '0' then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.TLOR == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HFGWTR_EL2.LORSA_EL1 == '1'
then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && SCR_EL3.TLOR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        LORSA\_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if SCR EL3.NS == '0' then
        UNDEFINED;
    elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
'1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
priority when SDD == '1'" && SCR_EL3.TLOR == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR_EL3.TLOR == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        LORSA\_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    if SCR EL3.NS == '0' then
        UNDEFINED;
    else
        LORSA\_EL1 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright A© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.