<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	<u>Index by</u>
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Sh Pseu

MSRR

Move two adjacent general-purpose registers to System Register allows the PE to write an AArch64 128-bit System register from two adjacent 64-bit general-purpose registers.

System (FEAT_SYSREG128)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

1 1 0 1 0 1 0 1 0 1 0 0 0p1 | CRn | CRm | op2 | Rt
```

```
MSRR (<systemreg> | S<op0>_<op1>_<Cn>_<op2>), <Xt>, <Xt+1>
```

```
if !IsFeatureImplemented(FEAT_SYSREG128) then UNDEFINED;
if Rt<0> == '1' then UNDEFINED;
AArch64.CheckSystemAccess('1':00, op1, CRn, CRm, op2, Rt, L);
integer t = UInt(Rt);
integer t2 = UInt(Rt + 1);

integer sys_op0 = 2 + UInt(o0);
integer sys_op1 = UInt(op1);
integer sys_op2 = UInt(op2);
integer sys_crn = UInt(CRn);
integer sys_crm = UInt(CRm);
```

Assembler Symbols

<0p0>

Is an unsigned immediate, encoded in "o0":

о0	<op0></op0>
0	2
1	3

<op1></op1>	Is a 3-bit unsigned immediate, in the range 0 to 7, encoded in the "op1" field.
<cn></cn>	Is a name 'Cn', with 'n' in the range 0 to 15, encoded in the "CRn" field.
<cm></cm>	

<Cm> Is a name 'Cm', with 'm' in the range 0 to 15, encoded in the "CRm" field.

<op2> Is a 3-bit unsigned immediate, in the range 0 to 7, encoded
in the "op2" field.

<Xt> Is the 64-bit name of the first general-purpose source

register, encoded in the "Rt" field.

<Xt+1> Is the 64-bit name of the second general-purpose source

register, encoded as "Rt" +1.

Operation

AArch64.SysRegWrite128(sys_op0, sys_op1, sys_crn, sys_crm, sys_op2, t,

Sh

Pseu

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.