External

Registers

## GICR\_ICENABLER<n>E, Interrupt Clear-Enable Registers, n = 1 - 2

The GICR ICENABLER<n>E characteristics are:

#### **Purpose**

Disables forwarding of the corresponding PPI to the CPU interfaces.

#### **Configuration**

This register is present only when FEAT\_GICv3p1 is implemented. Otherwise, direct accesses to GICR\_ICENABLER<n>E are res0.

A copy of this register is provided for each Redistributor.

#### **Attributes**

GICR ICENABLER<n>E is a 32-bit register.

#### **Field descriptions**

31 30 29 28 27

Clear\_enable\_bit31 Clear\_enable\_bit30 Clear\_enable\_bit29 Clear\_enable\_bit28 Clear\_enable\_bit27 Cle

#### Clear\_enable\_bit<x>, bit [x], for x = 31 to 0

For the extended PPI range, controls the forwarding of interrupt number x to the CPU interface. Reads and writes have the following behavior:

Clear_enable_bit <x></x>	Meaning
0b0	If read,
	indicates that
	forwarding of
	the
	corresponding
	interrupt is
	disabled.
	If written, has
	no effect.

If read. 0b1 indicates that forwarding of the corresponding interrupt is enabled. If written. disables forwarding of the corresponding interrupt. After a write of 1 to this bit, a subsequent read of this bit returns 0.

The reset behavior of this field is:

• On a GIC reset, this field resets to 0.

For INTID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICR\_ICENABLER<n>E number, n, is given by n = (m-1024) DIV 32.
- The offset of the required GICR\_ICENABLER<n>E is (0x180 + (4\*n)).
- The bit number of the required group modifier bit in this register is (m-1024) MOD 32.

### Accessing GICR\_ICENABLER<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICR\_ICENABLER<n>E, the corresponding bit is res0.

When <u>GICD\_CTLR</u>.DS==0, bits corresponding to Secure PPIs are RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

# GICR\_ICENABLER<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Redistributor		0x0180 + (4 *	GICR_ICENABLER <n>E</n>
		n)	

Accesses on this interface are RW.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

 $28/03/2023\ 16:02;\ 72747e43966d6b97dcbd230a1b3f0421d1ea3d94$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.