MSMON_OFLOW_SR, MPAM Monitor Overflow Status Register

The MSMON OFLOW SR characteristics are:

Purpose

MSMON_OFLOW_SR is a 32-bit read-only register that shows MPAM monitor overflow status for this MSC.

MSMON_OFLOW_SR_s gives the status of overflows of Secure MPAM monitors. MSMON_OFLOW_SR_ns gives the status of overflows of Nonsecure MPAM monitors. MSMON_OFLOW_SR_rt gives the status of overflows of Root MPAM monitors. MSMON_OFLOW_SR_rl gives the status of overflows of Realm MPAM monitors.

Configuration

This register is present only when FEAT_MPAM is implemented, MPAMF_IDR.HAS_MSMON == 1 and MPAMF_MSMON_IDR.HAS_OFLOW_SR == 1. Otherwise, direct accesses to MSMON_OFLOW_SR are res0.

The power and reset domain of each MSC component is specific to that component.

Attributes

MSMON_OFLOW_SR is a 32-bit register.

Field descriptions

31	30		2928272625242322212019181716		15	14		13
CSU OFLOW PN	DMBWU OFLOW P	ND	RES0	RIS	PND15 RIS	FND14	RIS	PND1

CSU OFLOW PND, bit [31]

At least one cache storage usage monitor has OFLOW_STATUS of 1 in MSMON CFG CSU CTL.

CSU_OFLOW_PND	Meaning
0b0	There are no cache storage usage monitor
	instances where
	MSMON_CFG_CSU_CTL.OFLOW_STATUS is 1.

0b1	MSMON CFG CSU CTL for at least one of the
	cache storage usage monitor instances has
	OFLOW STATUS set to 1.

This field clears when <u>MSMON_CFG_CSU_CTL</u>.OFLOW_STATUS has been reset to 0 for all CSU monitor instances in this MSC.

MBWU_OFLOW_PND, bit [30]

At least one memory bandwidth usage monitor instance has OFLOW_STATUS or OFLOW_STATUS_L of 1 in MSMON_CFG_MBWU_CTL.

MBWU_OFLOW_PND	Meaning
0b0	There are no memory bandwidth usage monitor
	instances where
	MSMON_CFG_MBWU_CTL.OFLOW_STATUS is 1.
0b1	MSMON CFG MBWU CTL for at least one of the
	memory bandwidth usage monitor instances has
	either OFLOW STATUS or OFLOW STATUS L set
	to 1.

This field clears when <u>MSMON_CFG_MBWU_CTL</u>.OFLOW_STATUS and <u>MSMON_CFG_MBWU_CTL</u>.OFLOW_STATUS_L have been reset to 0 for all MBWU monitor instances in this MSC.

Bits [29:16]

Reserved, res0.

RIS_PND<r>, bit [r], for r = 15 to 0

Overflow status by RIS.

RIS_PND <r></r>	Meaning
0b0	RIS r has no unread
	overflows of any type of
	monitor.
0b1	RIS r has at least one
	unread overflow in at
	least one of the monitor
	types.

Combined with the CSU_OFLOW_PND and MBWU_OFLOW_PND flags in this register, an interrupt service routine could poll only the monitor types indicated in monitors for the resource instances flagged in this field.

Bit r is set when any monitor instance of any type in resource instance r has OFLOW_STATUS or OFLOW_STATUS_L set to 1.

Accessing MSMON_OFLOW_SR

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MSMON_OFLOW_SR_s must only be accessible from the Secure MPAM feature page.
- MSMON_OFLOW_SR_ns must only be accessible from the Nonsecure MPAM feature page.
- MSMON_OFLOW_SR_rt must only be accessible from the Root MPAM feature page.
- MSMON_OFLOW_SR_rl must only be accessible from the Realm MPAM feature page.

MSMON_OFLOW_SR_s, MSMON_OFLOW_SR_ns, MSMON_OFLOW_SR_rt, and MSMON_OFLOW_SR_rl must be separate registers:

- The Secure instance (MSMON_OFLOW_SR_s) accesses the monitor overflow status summary of Secure monitors.
- The Non-secure instance (MSMON_OFLOW_SR_ns) accesses the monitor overflow status summary of Non-secure monitors.
- The Root instance (MSMON_OFLOW_SR_rt) accesses the monitor overflow status summary of Root monitors.
- The Realm instance (MSMON_OFLOW_SR_rl) accesses the monitor overflow status summary of Realm monitors.

MSMON_OFLOW_SR can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance		
MPAM	MPAMF_BASE_s	0x08F0	MSMON_OFLOW_SR_s		

Accesses on this interface are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x08F0	MSMON_OFLOW_SR_ns

Accesses on this interface are **RO**.

Component	nponent Frame		Instance			
MPAM	MPAMF_BASE_rt	0x08F0	MSMON_OFLOW_SR_rt			

When FEAT RME is implemented, accesses on this interface are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x08F0	MSMON_OFLOW_SR_rl

When FEAT RME is implemented, accesses on this interface are RO.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.