

## AMEVTYPER1<n>\_EL0, Activity Monitors Event Type Registers 1, n = 0 - 15

The AMEVTYPER1<n>\_EL0 characteristics are:

### Purpose

Provides information on the events that an auxiliary activity monitor event counter [AMEVCNTR1<n>\\_EL0](#) counts.

### Configuration

AArch64 System register AMEVTYPER1<n>\_EL0 bits [31:0] are architecturally mapped to AArch32 System register [AMEVTYPER1<n>\[31:0\]](#).

AArch64 System register AMEVTYPER1<n>\_EL0 bits [31:0] are architecturally mapped to External register [AMEVTYPER1<n>\[31:0\]](#).

This register is present only when FEAT\_AMUv1 is implemented. Otherwise, direct accesses to AMEVTYPER1<n>\_EL0 are undefined.

### Attributes

AMEVTYPER1<n>\_EL0 is a 64-bit register.

### Field descriptions

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
																<a href="#">RES0</a>															
<a href="#">RES0</a>																<a href="#">evtCount</a>															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### Bits [63:16]

Reserved, res0.

#### evtCount, bits [15:0]

Event to count. The event number of the event that is counted by the auxiliary activity monitor event counter [AMEVCNTR1<n>\\_EL0](#).

It is implementation defined what values are supported by each counter.

If software writes a value to this field which is not supported by the corresponding counter [AMEVCNTR1<n>\\_EL0](#), then:

- It is unpredictable which event will be counted.
- The value read back is unknown.

The event counted by [AMEVCNTR1<n>\\_EL0](#) might be fixed at implementation. In this case, the field is read-only and writes are undefined.

If the corresponding counter [AMEVCNTR1<n>\\_EL0](#) is enabled, writes to this register have unpredictable results.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

## Accessing AMEVTYPER1<n>\_EL0

If <n> is greater than or equal to the number of auxiliary activity monitor event counters, reads and writes of AMEVTYPER1<n>\_EL0 are undefined.

---

### Note

[AMCGCR\\_EL0](#).CG1NC identifies the number of auxiliary activity monitor event counters.

---

Accesses to this register use the following encodings in the System register encoding space:

**MRS <Xt>, AMEVTYPER1<m>\_EL0 ; Where m = 0-15**

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b111:m[3]	m[2:0]

```
integer m = UInt(CRm<0>:op2<2:0>);

if m >= NUM_AMU.CG1_MONITORS then
    UNDEFINED;
elsif !IsG1ActivityMonitorImplemented(m) then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
    when SDD == '1'" && CPTR_EL3.TAM == '1' then
```

```

        UNDEFINED;
    elsif AMUSERENR_EL0.EN == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11'
        && IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3)
        || SCR_EL3.FGTEn == '1') &&
        HAFGRTR_EL2.AMEVTYPEPER1<m>_EL0 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif HaveEL(EL3) && CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPEPER1_EL0[m];
    elsif PSTATE.EL == EL1 then
        if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
        && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
        when SDD == '1'" && CPTR_EL3.TAM == '1' then
            UNDEFINED;
        elsif EL2Enabled() && CPTR_EL2.TAM == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif EL2Enabled() &&
        IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) ||
        SCR_EL3.FGTEn == '1') &&
        HAFGRTR_EL2.AMEVTYPEPER1<m>_EL0 == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        elsif HaveEL(EL3) && CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPEPER1_EL0[m];
    elsif PSTATE.EL == EL2 then
        if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
        && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
        when SDD == '1'" && CPTR_EL3.TAM == '1' then
            UNDEFINED;
        elsif HaveEL(EL3) && CPTR_EL3.TAM == '1' then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = AMEVTYPEPER1_EL0[m];
    elsif PSTATE.EL == EL3 then
        X[t, 64] = AMEVTYPEPER1_EL0[m];

```

MSR AMEVTYPER1<m>\_EL0, <Xt> ; Where m = 0-15

op0	op1	CRn	CRm	op2
0b11	0b011	0b1101	0b111:m[3]	m[2:0]

```
integer m = UInt(CRm<0>:op2<2:0>);  
  
if m >= NUM_AMU_CG1_MONITORS then  
    UNDEFINED;  
elsif !IsG1ActivityMonitorImplemented(m) then  
    UNDEFINED;  
elsif IsHighestEL(PSTATE.EL) && !boolean  
    IMPLEMENTATION_DEFINED "AMEVCNTR1_EL0[m] is fixed"  
then  
    AMEVTYPER1_EL0[m] = X[t, 64];  
else  
    UNDEFINED;
```

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.