AArch32 AArch64 AArch32 AArch64 Index by External Registers Registers Instructions Instructions Encoding Registers

# CTIINTACK, CTI Output Trigger Acknowledge register

The CTIINTACK characteristics are:

### **Purpose**

Can be used to deactivate the output triggers.

### **Configuration**

CTIINTACK is in the Debug power domain.

#### **Attributes**

CTIINTACK is a 32-bit register.

### Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 ACK31ACK30ACK29ACK28ACK27ACK26ACK25ACK24ACK23ACK22ACK21ACK20ACK19ACK18ACK1

#### ACK < n >, bit [n], for n = 31 to 0

Acknowledge for output trigger <n>.

Bits [31:N] are RAZ/WI. N is the number of CTI triggers implemented as defined by the <a href="CTIDEVID">CTIDEVID</a>.NUMTRIG field.

If any of the following is true, writes to ACK<n> are ignored:

- n >= CTIDEVID.NUMTRIG, the number of implemented triggers.
- Output trigger n is not active.
- The channel mapping function output, as controlled by <u>CTIOUTEN<n></u>, is still active.

Otherwise, if any of the following are true, ACK<n> is res0:

- Output trigger n is not implemented.
- Output trigger n is not connected.
- Output trigger n is self-acknowledging and does not require software acknowledge.

Otherwise, the behavior on writes to ACK<n> is as follows:

0b0	No effect
0b1	Deactivate the trigger.

## **Accessing CTIINTACK**

A debugger must read <u>CTITRIGOUTSTATUS</u> to confirm that the output trigger has been acknowledged before generating any event that must be ordered after the write to CTIINTACK, such as a write to CTIAPPPULSE to activate another trigger.

#### CTIINTACK can be accessed through the external debug interface:

Component	Offset	Instance	
CTI	0x010	CTIINTACK	

This interface is accessible as follows:

- When SoftwareLockStatus(), accesses to this register are **WI**.
- When !SoftwareLockStatus(), accesses to this register are **WO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.