x by	<u>Sh</u>
ding	Pseud

Base<br/>InstructionsSIMD&FP<br/>InstructionsSVE<br/>InstructionsSME<br/>InstructionsIndex by<br/>Encoding

# **DUP** (indexed)

Broadcast indexed element to vector (unpredicated)

Unconditionally broadcast the indexed source vector element into each element of the destination vector. This instruction is unpredicated. The immediate element index is in the range of 0 to 63 (bytes), 31

(halfwords), 15 (words), 7 (doublewords) or 3 (quadwords). Selecting an element beyond the accessible vector length causes the destination vector to be set to zero.

This instruction is used by the alias MOV (SIMD&FP scalar, unpredicated). 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 1 0 1 mm21 tsz 0 0 1 0 0 0 Zn Zd

```
DUP <Zd>. <T>, <Zn>. <T>[<imm>]
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if tsz == '00000' then UNDEFINED;
constant integer lsb = LowestSetBit(tsz);
constant integer esize = 8 << lsb;
constant bits(7) imm = imm2:tsz;
constant integer index = UInt(imm<6:(lsb+1)>);
integer n = UInt(Zn);
integer d = UInt(Zd);
```

### **Assembler Symbols**

<Zd>

Is the name of the destination scalable vector register, encoded in the "Zd" field.

<T>

Is the size specifier, encoded in "tsz":

tsz	<t></t>
00000	RESERVED
xxxx1	В
xxx10	Н
xx100	S
x1000	D
10000	Q

<Zn>

Is the name of the source scalable vector register, encoded in the "Zn" field.

<imm>

Is the immediate index, in the range 0 to one less than the number of elements in 512 bits, encoded in "imm2:tsz".

#### **Alias Conditions**

Alias	Is preferred when	
MOV (SIMD&FP scalar, unpredicated)	<pre>BitCount(imm2:tsz) == 1</pre>	
MOV (SIMD&FP scalar, unpredicated)	<pre>BitCount (imm2:tsz) &gt; 1</pre>	

# Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(VL) operand1 = Z[n, VL];
bits(VL) result;
bits(esize) element;

if index >= elements then
    element = Zeros(esize);
else
    element = Elem[operand1, index, esize];
result = Replicate(element, VL DIV esize);

Z[d, VL] = result;
```

## **Operational information**

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then if PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
Instructions	Instructions	Instructions	Instructions	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu