SIMD&FP **SME** Index by **SVE Instructions** Encoding **Instructions** Instructions **Instructions** 

## **LUTI4** (two registers)

Base

Lookup table read with 4-bit indexes

Copy 8-bit, 16-bit or 32-bit elements from ZT0 to two destination vectors using packed 4-bit indices from a segment of the source vector register. A segment corresponds to a portion of the source vector that is consumed in order to fill the destination vector. The segment is selected by the vector segment index modulo the total number of segments.

This instruction is unpredicated.

It has encodings from 2 classes: Consecutive and Strided

### Consecutive (FEAT\_SME2)

```
31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0
1 1 0 0 0 0 0 0 1 0 0 0 1 0 1 i2 1 size 0 0
                                                                       Zn
```

```
LUTI4 { \langle Zd1 \rangle . \langle T \rangle - \langle Zd2 \rangle . \langle T \rangle }, ZT0, \langle Zn \rangle [\langle index \rangle]
```

```
if ! <a href="HaveSME2">HaveSME2</a>() then UNDEFINED;
if size == '11' then UNDEFINED;
constant integer esize = 8 << UInt(size);</pre>
integer isize = 4;
integer n = UInt(Zn);
integer dstride = 1;
integer d = UInt(Zd:'0');
integer imm = UInt(i2);
constant integer nreg = 2;
```

#### Strided (FEAT SME2p1)

```
31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0
1 1 0 0 0 0 0 1 0 0 1 1 0 1 i2 1 size 0 0
                                                                     Zn
```

```
LUTI4 { <Zd1>.<T>, <Zd2>.<T> }, ZT0, <Zn>[<index>]
```

```
if !<u>HaveSME2p1</u>() then UNDEFINED;
if size == '10' | size == '11' then UNDEFINED;
constant integer esize = 8 << UInt(size);</pre>
integer isize = 4;
integer n = UInt(Zn);
integer dstride = 8;
integer d = <u>UInt</u>(D:'0':Zd);
integer imm = UInt(i2);
constant integer nreg = 2;
```

#### **Assembler Symbols**

<Zd1>

For the consecutive variant: is the name of the first destination scalable vector register of a multi-vector sequence, encoded as "Zd" times 2.

For the strided variant: is the name of the first destination scalable vector register Z0-Z7 or Z16-Z23 of a multi-vector sequence, encoded as "D:'0':Zd".

<T>

For the consecutive variant: is the size specifier, encoded in "size":

size	<t></t>
0.0	В
01	Н
10	S
11	RESERVED

For the strided variant: is the size specifier, encoded in "size<0>":

size<0>	<t></t>	
0	В	
1	Н	

<Zd2>

For the consecutive variant: is the name of the second destination scalable vector register of a multi-vector sequence, encoded as "Zd" times 2 plus 1.

For the strided variant: is the name of the second destination scalable vector register Z8-Z15 or Z24-Z31 of a multi-vector sequence, encoded as "D:'1':Zd".

<Zn>

Is the name of the source scalable vector register, encoded in the "Zn" field.

<index>

Is the vector segment index, in the range 0 to 3, encoded in the "i2" field.

#### Operation

```
CheckStreamingSVEEnabled();
CheckSMEZTOEnabled();
constant integer VL = CurrentVL;
constant integer elements = VL DIV esize;
integer segments = esize DIV (isize * nreg);
integer segment = imm MOD segments;
bits(VL) indexes = Z[n, VL];
bits(512) table = ZTO[512];

for r = 0 to nreg-1
   integer base = (segment * nreg + r) * elements;
```

```
bits(VL) result;
for e = 0 to elements-1
    integer index = <u>UInt(Elem[indexes, base+e, isize]);</u>
    <u>Elem[result, e, esize] = Elem[table, index, 32]<esize-1:0>;</u>
<u>Z[d, VL] = result;</u>
d = d + dstride;
```

# **Operational information**

#### If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu