<u>SME</u>	Index by
Instructions	Encoding

SIMD&FP Base Instructions Instructions

SVE Instructions

Pseu

LDSET, LDSETA, LDSETAL, LDSETL

Atomic bit set on word or doubleword in memory atomically loads a 32-bit word or 64-bit doubleword from memory, performs a bitwise OR with the value held in a register on it, and stores the result back to memory. The value initially loaded from memory is returned in the destination register.

- If the destination register is not one of WZR or XZR, LDSETA and LDSETAL load from memory with acquire semantics.
- LDSETL and LDSETAL store to memory with release semantics.
- LDSET has neither acquire nor release semantics.

For more information about memory ordering semantics see *Load-Acquire*, Store-Release.

For information about memory accesses see *Load/Store addressing modes*. This instruction is used by the alias STSET, STSETL.

Integer (FEAT LSE)

32-bit LDSET (size == 10 && A == 0 && R == 0)

32-bit LDSETA (size ==
$$10 \&\& A == 1 \&\& R == 0$$
)

32-bit LDSETAL (size ==
$$10 \&\& A == 1 \&\& R == 1$$
)

32-bit LDSETL (size == 10 && A == 0 && R == 1)

64-bit LDSET (size == 11 && A == 0 && R == 0)

64-bit LDSETA (size == 11 && A == 1 && R == 0)

```
LDSETA <Xs>, <Xt>, [<Xn | SP>]

64-bit LDSETAL (size == 11 && A == 1 && R == 1)

LDSETAL <Xs>, <Xt>, [<Xn | SP>]

64-bit LDSETL (size == 11 && A == 0 && R == 1)

LDSETL <Xs>, <Xt>, [<Xn | SP>]

if !IsFeatureImplemented(FEAT_LSE) then UNDEFINED;

integer t = UInt(Rt);
integer n = UInt(Rn);
integer s = UInt(Rs);

constant integer datasize = 8 << UInt(size);
integer regsize = if datasize == 64 then 64 else 32;
boolean acquire = A == '1' && Rt != '11111';
boolean tagchecked = n != 31;
```

Assembler Symbols

<ws></ws>	Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
<wt></wt>	Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
<xs></xs>	Is the 64-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
<xt></xt>	Is the 64-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Alias Conditions

bits(64) address;

Alias	Is preferred when		
STSET, STSETL	A == '0' && Rt == '11111'		

Operation

```
bits(datasize) value;
bits(datasize) data;

AccessDescriptor accdesc = CreateAccDescAtomicOp(MemAtomicOp_ORR, acqui
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Sh Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.