

## HINT

Hint instruction is for the instruction set space that is reserved for architectural hint instructions.

Some encodings described here are not allocated in this revision of the architecture, and behave as NOPs. These encodings might be allocated to other hint functionality in future revisions of the architecture and therefore must not be used by software.

|    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |    |     |    |   |     |   |   |   |   |   |   |   |   |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----|----|---|-----|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11  | 10 | 9 | 8   | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1  | 1  | 0  | 1  | 0  | 1  | 0  | 1  | 0  | 0  | 0  | 0  | 0  | 0  | 1  | 1  | 0  | 0  | 1  | 0  | CRm |    |   | op2 |   |   | 1 | 1 | 1 | 1 | 1 | 0 |

**HINT** #<imm>

[SystemHintOp](#) op;

case CRm:op2 of

when '0000 000' op = [SystemHintOp\\_NOP](#);

when '0000 001' op = [SystemHintOp\\_YIELD](#);

when '0000 010' op = [SystemHintOp\\_WFE](#);

when '0000 011' op = [SystemHintOp\\_WFI](#);

when '0000 100' op = [SystemHintOp\\_SEV](#);

when '0000 101' op = [SystemHintOp\\_SEVL](#);

when '0000 110'

if !IsFeatureImplemented(FEAT\_DGH) then [EndOfInstruction](#)();

op = [SystemHintOp\\_DGH](#);

when '0000 111' SEE "XPACLR1";

when '0001 xxx'

case op2 of

when '000' SEE "PACIA1716";

when '010' SEE "PACIB1716";

when '100' SEE "AUTIA1716";

when '110' SEE "AUTIB1716";

otherwise [EndOfInstruction](#)();

when '0010 000'

if !IsFeatureImplemented(FEAT\_RAS) then [EndOfInstruction](#)();

op = [SystemHintOp\\_ESB](#);

when '0010 001'

if !IsFeatureImplemented(FEAT\_SPE) then [EndOfInstruction](#)();

op = [SystemHintOp\\_PSB](#);

when '0010 010'

if !IsFeatureImplemented(FEAT\_TRF) then [EndOfInstruction](#)();

op = [SystemHintOp\\_TSB](#);

when '0010 011'

if !IsFeatureImplemented(FEAT\_GCS) then [EndOfInstruction](#)();

op = [SystemHintOp\\_GCSB](#);

when '0010 100'

op = [SystemHintOp\\_CSDB](#);

when '0010 110'

if !IsFeatureImplemented(FEAT\_CLRBHB) then

[EndOfInstruction](#)();

op = [SystemHintOp\\_CLRBHB](#);

when '0011 xxx'

case op2 of

```

        when '000' SEE "PACIAZ";
        when '001' SEE "PACIASP";
        when '010' SEE "PACIBZ";
        when '011' SEE "PACIBSP";
        when '100' SEE "AUTIAZ";
        when '101' SEE "AUTIASP";
        when '110' SEE "AUTIBZ";
        when '111' SEE "AUTIBSP";
when '0100 xx0'
    op = SystemHintOp\_BTI;
    // Check branch target compatibility between BTI instruction and
    SetBTypeCompatible(BTypeCompatible\_BTI(op2<2:1>));
when '0101 000'
    if !IsFeatureImplemented(FEAT_CHK) then EndOfInstruction();
    op = SystemHintOp\_CHKFEAT;
otherwise EndOfInstruction();

```

## Assembler Symbols

<imm> Is a 7-bit unsigned immediate, in the range 0 to 127, encoded in the "CRm:op2" field.

The encodings that are allocated to architectural hint functionality are described in the 'Hints' table in the 'Index by Encoding'.

---

### Note

For allocated encodings of "CRm:op2":

- A disassembler will disassemble the allocated instruction, rather than the HINT instruction.
  - An assembler may support assembly of allocated encodings using HINT with the corresponding <imm> value, but it is not required to do so.
- 

## Operation

```

case op of
when SystemHintOp\_YIELD
    Hint\_Yield();

when SystemHintOp\_DGH
    Hint\_DGH();

when SystemHintOp\_WFE
    integer localtimeout = 1 << 64;    // No local timeout event is
    Hint\_WFE(localtimeout, WFEType\_WFE);

when SystemHintOp\_WFI
    integer localtimeout = 1 << 64;    // No local timeout event is
    Hint\_WFI(localtimeout, WFIType\_WFI);

```

```

when SystemHintOp\_SEV
    SendEvent();

when SystemHintOp\_SEVL
    SendEventLocal();

when SystemHintOp\_ESB
    if IsFeatureImplemented(FEAT_TME) && TSTATE.depth > 0 then
        FailTransaction(TMFailure\_ERR, FALSE);
        SynchronizeErrors();
        AArch64.ESBOperation();
        if PSTATE.EL IN {EL0, EL1} && EL2Enabled() then AArch64.vESBOpe
            TakeUnmaskedSErrorInterrupts();

when SystemHintOp\_PSB
    ProfilingSynchronizationBarrier();

when SystemHintOp\_TSB
    TraceSynchronizationBarrier();

when SystemHintOp\_GCSB
    GCSSynchronizationBarrier();

when SystemHintOp\_CHKFEAT
    X[16, 64] = AArch64.ChkFeat(X[16, 64]);

when SystemHintOp\_CSDB
    ConsumptionOfSpeculativeDataBarrier();

when SystemHintOp\_CLRBHB
    Hint\_CLRBHB();

when SystemHintOp\_BTI
    SetBTypeNext('00');

when SystemHintOp\_NOP
    return; // do nothing

otherwise
    Unreachable();

```

[Base  
Instructions](#)

[SIMD&FP  
Instructions](#)

[SVE  
Instructions](#)

[SME  
Instructions](#)

[Index by  
Encoding](#)

[Sh  
Pseud](#)

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode  
no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This  
document is Non-Confidential.