Index by

Encoding

Base SIMD&FP Instructions Instructions

SVE Instructions SME Instructions

FRINT64X (scalar)

Floating-point Round to 64-bit Integer, using current rounding mode (scalar). This instruction rounds a floating-point value in the SIMD&FP source register to an integral floating-point value that fits into a 64-bit integer size using the rounding mode that is determined by the *FPCR*, and writes the result to the SIMD&FP destination register.

A zero input returns a zero result with the same sign. When the result value is not numerically equal to the input value, an Inexact exception is raised. When the input is infinite, NaN or out-of-range, the instruction returns {for the corresponding result value} the most negative integer representable in the destination size, and an Invalid Operation floating-point exception is raised.

A floating-point exception can be generated by this instruction. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR_EL1*, *CPTR_EL2*, and *CPTR_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

Floating-point (FEAT_FRINTTS)

Single-precision (ftype == 00)

```
FRINT64X <Sd>, <Sn>
```

Double-precision (ftype == 01)

```
FRINT64X <Dd>, <Dn>
if !IsFeatureImplemented(FEAT_FRINTTS) then UNDEFINED;
if ftype IN {'1x'} then UNDEFINED;

integer d = UInt(Rd);
integer n = UInt(Rn);
constant integer esize = 32 << UInt(ftype);
constant integer intsize = 32 << 1;

FPRounding rounding = FPRoundingMode(FPCR[]);</pre>
```

Assembler Symbols	
<dd></dd>	Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<dn></dn>	Is the 64-bit name of the SIMD&FP source register, encoded in the "Rn" field.
<sd></sd>	Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.
<sn></sn>	Is the 32-bit name of the SIMD&FP source register,

encoded in the "Rn" field.

Operation

```
CheckFPEnabled64();

FPCRType fpcr = FPCR[];
boolean merge = IsMerging(fpcr);
bits(128) result = if merge then V[d, 128] else Zeros(128);
bits(esize) operand = V[n, esize];

Elem[result, 0, esize] = FPRoundIntN(operand, fpcr, rounding, intsize);
V[d, 128] = result;
```

Sh

<u>Pseu</u>

<u>Base SIMD&FP SVE SME Index by Instructions Instructions Instructions Encoding</u>

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.