CPTR_EL3, Architectural Feature Trap Register (EL3)

The CPTR EL3 characteristics are:

Purpose

Controls trapping to EL3 of accesses to <u>CPACR</u>, <u>CPACR_EL1</u>, <u>HCPTR</u>, <u>CPTR_EL2</u>, trace, Activity Monitor, SME, Streaming SVE, SVE, and Advanced SIMD and floating-point functionality.

Configuration

This register is present only when EL3 is implemented. Otherwise, direct accesses to CPTR EL3 are undefined.

Attributes

CPTR EL3 is a 64-bit register.

Field descriptions

63	62	616059585/56555453	52	51504948474645	44	43	42	41	40.	3938	<u>337:</u>	3635	<u> 34</u>	3332
				RES0										
TCPAC	TAM	RES0	TTA	RES0	ESM	RES0	TFP	RES0	ΕZ		P	RES)	
31	30	292827262524232221	20	19181716151413	12	11	10	9	8	7 6	5	4 3	2	1 0

Bits [63:32]

Reserved, res0.

TCPAC, bit [31]

Traps all of the following to EL3, from both Execution states and any Security state.

- EL2 accesses to <u>CPTR_EL2</u>, reported using ESR_ELx.EC value 0x18, or <u>HCPTR</u>, reported using ESR_ELx.EC value 0x03.
- EL2 and EL1 accesses to <u>CPACR_EL1</u> reported using ESR_ELx.EC value 0x18, or <u>CPACR</u> reported using ESR_ELx.EC value 0x03.

When CPTR EL3.TCPAC is:

TCPAC	Meaning	

0b0	This control does not cause any
	instructions to be trapped.
0b1	EL2 accesses to the CPTR EL2
	or $\frac{\text{HCPTR}}{\text{HCPTR}}$, and EL2 and EL1
	accesses to the <u>CPACR_EL1</u> or
	<u>CPACR</u> , are trapped to EL3,
	unless they are trapped by
	<u>CPTR_EL2</u> .TCPAC.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

TAM, bit [30] When FEAT AMUv1 is implemented:

Trap Activity Monitor access. Traps EL2, EL1, and EL0 accesses to all Activity Monitor registers to EL3.

Accesses to the Activity Monitors registers are trapped as follows:

- In AArch64 state, the following registers are trapped to EL3 and reported with ESR ELx.EC value 0x18:
 - AMUSERENR_ELO, AMCFGR_ELO, AMCGCR_ELO, AMCNTENCLRO_ELO, AMCNTENCLR1_ELO, AMCNTENSETO_ELO, AMCNTENSET1_ELO, AMCR_ELO, AMEVCNTRO<n>_ELO, AMEVCNTR1<n>_ELO, AMEVTYPERO<n>_ELO, and AMEVTYPER1<n>_ELO.
- In AArch32 state, accesses with MRC or MCR to the following registers reported with ESR ELx.EC value 0x03:
 - AMUSERENR, AMCFGR, AMCGCR, AMCNTENCLRO, AMCNTENCLR1, AMCNTENSETO, AMCNTENSET1, AMCR, AMEVTYPERO<n>, and AMEVTYPER1<n>.
- In AArch32 state, accesses with MRRC or MCRR to the following registers, reported with ESR ELx.EC value 0x04:
 - ∘ <u>AMEVCNTR0<n></u>, <u>AMEVCNTR1<n></u>.

TAM	Meaning
0b0	Accesses from EL2, EL1, and EL0
	to Activity Monitor registers are
	not trapped.
0b1	Accesses from EL2, EL1, and EL0
	to Activity Monitor registers are
	trapped to EL3.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bits [29:21]

Reserved, res0.

TTA, bit [20]

Traps System register accesses. Accesses to the trace registers, from all Exception levels, any Security state, and both Execution states are trapped to EL3 as follows:

- In AArch64 state, Trace registers with op0=2, op1=1, and CRn<0b1000 are trapped to EL3 and reported using EC syndrome value 0x18.
- In AArch32 state, accesses using MCR or MRC to the Trace registers with cpnum=14, opc1=1, and CRn<0b1000 are reported using EC syndrome value 0x05.

TTA	Meaning
0b0	This control does not cause any
	instructions to be trapped.
0b1	Any System register access to the
	trace registers is trapped to EL3,
	unless it is trapped by
	<u>CPACR</u> .TRCDIS, <u>CPACR_EL1</u> .TTA,
	or <u>CPTR_EL2</u> .TTA.

If System register access to trace functionality is not supported, this bit is res0.

Note

The ETMv4 architecture and ETE do not permit EL0 to access the trace registers. If the trace unit implements FEAT_ETMv4 or FEAT_ETE, EL0 accesses to the trace registers are undefined, and any resulting exception is higher priority than this trap exception.

EL3 does not provide traps on trace register accesses through the Memorymapped interface.

System register accesses to the trace registers can have side-effects. When a System register access is trapped, no side-effects occur before the exception is taken, see 'Configurable instruction controls'.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bits [19:13]

Reserved, res0.

ESM, bit [12] When FEAT SME is implemented:

Traps execution of SME instructions, SVE instructions when FEAT_SVE is not implemented or the PE is in Streaming SVE mode, and instructions that directly access the SMCR_EL1, SMCR_EL2, or SVCR System registers, from all Exception levels and any Security state, to EL3.

When instructions that directly access the <u>SVCR</u> System register are trapped with reference to this control, the MSR SVCRSM, MSR SVCRZA, and MSR SVCRSMZA instructions are also trapped.

When direct accesses to <u>SMPRI_EL1</u> and <u>SMPRIMAP_EL2</u> are trapped, the exception is reported using an <u>ESR_EL3</u>.EC value of 0×18 . Otherwise, the exception is reported using an <u>ESR_EL3</u>.EC value of $0 \times 1D$, with an ISS code of 0×00000000 .

This field does not affect whether Streaming SVE or SME register values are valid.

A trap taken as a result of CPTR_EL3.ESM has precedence over a trap taken as a result of CPTR_EL3.TFP.

ESM	Meaning
0b0	This control causes execution of
	these instructions at all Exception
	levels to be trapped.
0b1	This control does not cause
	execution of any instructions to
	be trapped.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bit [11]

Reserved, res0.

TFP, bit [10]

Traps execution of instructions which access the Advanced SIMD and floating-point functionality, from all Exception levels, any Security state, and both Execution states, to EL3.

This includes the following registers, all reported using ESR_ELx.EC value 0x07:

- FPCR, FPSR, FPEXC32_EL2, and any of the SIMD and floating-point registers V0-V31, including their views as D0-D31 registers or S0-S31 registers.
- MVFR0, MVFR1, MVFR2, FPSCR, FPEXC, and any of the SIMD and floating-point registers Q0-Q15, including their views as D0-D31 registers or S0-S31 registers.
- VMSR accesses to FPSID.

Permitted VMSR accesses to <u>FPSID</u> are ignored, but for the purposes of this trap the architecture defines a VMSR access to the <u>FPSID</u> from EL1 or higher as an access to a SIMD and floating-point register.

Traps execution at all Exception levels of SME and SVE instructions to EL3 from any Security state. The exception is reported using ESR ELx.EC value 0×07 .

A trap taken as a result of CPTR_EL3.ESM has precedence over a trap taken as a result of CPTR_EL3.TFP.

A trap taken as a result of CPTR_EL3.EZ has precedence over a trap taken as a result of CPTR_EL3.TFP.

Defined values are:

TFP	Meaning
0b0	This control does not cause execution of any instructions to be trapped.

0b1	This control causes execution of
	these instructions at all Exception
	levels to be trapped.

Note

<u>FPEXC32_EL2</u> is not accessible from EL0 using AArch64.

FPSID, MVFR0, MVFR1, and FPEXC are not accessible from EL0 using AArch32.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Bit [9]

Reserved, res0.

EZ, bit [8]

When FEAT SVE is implemented:

Traps execution of SVE instructions when the PE is not in Streaming SVE mode, and instructions that directly access the <u>ZCR_EL3</u>, <u>ZCR_EL2</u>, or <u>ZCR_EL1</u> System registers, from all Exception levels and any Security state, to EL3.

The exception is reported using ESR ELx.EC value 0x19.

A trap taken as a result of CPTR_EL3.EZ has precedence over a trap taken as a result of CPTR_EL3.TFP.

EZ	Meaning
0b0	This control causes execution of
	these instructions at all Exception
	levels to be trapped.
0b1	This control does not cause
	execution of any instructions to be
	trapped.

The reset behavior of this field is:

 On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bits [7:0]

Reserved, res0.

Accessing CPTR_EL3

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, CPTR_EL3

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0001	0b010

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    X[t, 64] = CPTR_EL3;
```

MSR CPTR_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b110	0b0001	0b0001	0b010

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    CPTR_EL3 = X[t, 64];
```

	28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f04	
Co	pyright © 2010-2023 Arm Limited or its affiliates. All rights re document is Non-0	served. This
	document is from v	omnachtiar.