# CTIPIDR1, CTI Peripheral Identification Register 1

The CTIPIDR1 characteristics are:

## **Purpose**

Provides information to identify a CTI component.

For more information, see 'About the Peripheral identification scheme'.

## **Configuration**

CTIPIDR1 is in the Debug power domain.

Implementation of this register is optional.

This register is required for CoreSight compliance.

### **Attributes**

CTIPIDR1 is a 32-bit register.

# Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	8	7	6	5	4	3	2	1	0
RES0			DES	5_0	)	P	AR	T_1	l

#### Bits [31:8]

Reserved, res0.

### **DES\_0**, bits [7:4]

Designer, least significant nibble of JEP106 ID code. For Arm Limited, this field is 0b1011.

This field has an implementation defined value.

Access to this field is **RO**.

#### **PART 1, bits [3:0]**

Part number, most significant nibble.

This field has an implementation defined value.

Access to this field is **RO**.

# **Accessing CTIPIDR1**

### CTIPIDR1 can be accessed through the external debug interface:

Component	Offset	Instance
CTI	0xFE4	CTIPIDR1

Accesses on this interface are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

 $28/03/2023\ 16:01;\ 72747e43966d6b97dcbd230a1b3f0421d1ea3d94$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.