

## SPMACCESSR\_EL3, System Performance Monitors Access Register (EL3)

The SPMACCESSR\_EL3 characteristics are:

### Purpose

Controls access to System PMUs from EL2, EL1 and EL0.

### Configuration

This register is present only when FEAT\_SPMU is implemented. Otherwise, direct accesses to SPMACCESSR\_EL3 are undefined.

### Attributes

SPMACCESSR\_EL3 is a 64-bit register.

### Field descriptions

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
<a href="#">P31</a>	<a href="#">P30</a>	<a href="#">P29</a>	<a href="#">P28</a>	<a href="#">P27</a>	<a href="#">P26</a>	<a href="#">P25</a>	<a href="#">P24</a>	<a href="#">P23</a>	<a href="#">P22</a>	<a href="#">P21</a>	<a href="#">P20</a>	<a href="#">P19</a>	<a href="#">P18</a>	<a href="#">P17</a>	<a href="#">P16</a>	<a href="#">P15</a>	<a href="#">P14</a>	<a href="#">P13</a>	<a href="#">P12</a>	<a href="#">P11</a>	<a href="#">P10</a>	<a href="#">P9</a>	<a href="#">P8</a>	<a href="#">P7</a>	<a href="#">P6</a>	<a href="#">P5</a>	<a href="#">P4</a>	<a href="#">P3</a>	<a href="#">P2</a>	<a href="#">P1</a>	<a href="#">P0</a>
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

**P<m>, bits [2m+1:2m], for m = 31 to 0**

System PMU <m> access. Controls access to System PMU <m>.

<b>P&lt;m&gt;</b>	<b>Meaning</b>
0b00	MRS read and MSR write System register accesses to System PMU <m> at EL2, EL1, and EL0 are trapped to EL3, unless the instruction generates a higher priority exception.
0b01	MSR write System register accesses to System PMU <m> at EL2, EL1, and EL0 are trapped to EL3, unless the instruction generates a higher priority exception.
0b11	This control does not cause any instructions to be trapped.

All other values are reserved.

The registers trapped by this control are:

AArch64: [SPMCFGR\\_EL1](#), [SPMCGCR<n>\\_EL1](#), [SPMCNTENCLR\\_EL0](#), [SPMCNTENSET\\_EL0](#), [SPMCR\\_EL0](#), [SPMDEVAFF\\_EL1](#), [SPMDEVARCH\\_EL1](#), [SPMEVCNTR<n>\\_EL0](#), [SPMEVFILT2R<n>\\_EL0](#), [SPMEVFLTR<n>\\_EL0](#), [SPMEVTYPER<n>\\_EL0](#), [SPMIIDR\\_EL1](#), [SPMINTENCLR\\_EL1](#), [SPMINTENSET\\_EL1](#), [SPMOVSLR\\_EL0](#), [SPMOVSSET\\_EL0](#), and [SPMSCR\\_EL1](#).

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

## Accessing SPMACCESSR\_EL3

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, SPMACCESSR\_EL3

op0	op1	CRn	CRm	op2
0b10	0b110	0b1001	0b1101	0b011

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    UNDEFINED;
elsif PSTATE.EL == EL2 then
    UNDEFINED;
elsif PSTATE.EL == EL3 then
    X[t, 64] = SPMACCESSR_EL3;
```

MSR SPMACCESSR\_EL3, <Xt>

op0	op1	CRn	CRm	op2
0b10	0b110	0b1001	0b1101	0b011

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
```

```
    UNDEFINED;  
    elsif PSTATE.EL == EL2 then  
        UNDEFINED;  
    elsif PSTATE.EL == EL3 then  
        SPMACCESSR_EL3 = X[t, 64];
```

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.