AArch64 Instructions Index by Encoding External Registers

MPAMF_CSUMON_IDR, MPAM Features Cache Storage Usage Monitoring ID register

The MPAMF CSUMON IDR characteristics are:

Purpose

Indicates the number of cache storage usage monitor instances and other properties of the CSU monitoring.

MPAMF_CSUMON_IDR_s indicates the number and properties of Secure cache storage usage monitoring. MPAMF_CSUMON_IDR_ns indicates the number and properties of Non-secure cache storage usage monitoring. MPAMF_CSUMON_IDR_rt indicates the number and properties of Root cache storage usage monitoring. MPAMF_CSUMON_IDR_rl indicates the number and properties of Realm cache storage usage monitoring.

If <u>MPAMF_IDR</u>.HAS_RIS is 1, fields that mention RIS must reflect the properties of the resource instance currently selected by <u>MPAMCFG_PART_SEL</u>.RIS. Fields that do not mention RIS are constant across all resource instances.

Configuration

This register is present only when FEAT_MPAM is implemented, MPAMF_IDR.HAS_MSMON == 1 and MPAMF_MSMON_IDR.MSMON_CSU == 1. Otherwise, direct accesses to MPAMF_CSUMON_IDR are res0.

The power and reset domain of each MSC component is specific to that component.

Attributes

MPAMF_CSUMON_IDR is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24

HAS CAPTURECSU ROHAS XCLRESOHAS OFLOW LNKGHAS OFSRHAS CEVNT OFLWHAS OFLOW O

HAS_CAPTURE, bit [31]

The implementation supports copying an <u>MSMON_CSU</u> to the corresponding <u>MSMON_CSU_CAPTURE</u> on a capture event.

HAS_CAPTURE	Meaning
0b0	MSMON_CSU_CAPTURE is
	not implemented and there
	is no support for capture
	events in the CSU monitor.
0b1	The
	MSMON_CSU_CAPTURE
	register is implemented and
	the CSU monitor supports
	the capture event behavior.

If RIS is implemented, this field indicates that CSU monitor capture is implemented for the resource instance selected by MPAMCFG PART SEL.RIS.

CSU_RO, bit [30]

The implementation of MSMON CSU is read-only.

CSU_RO	Meaning
0b0	MSMON_CSU is read/write.
0b1	MSMON_CSU is read-only.

If RIS is implemented, this field indicates that the <u>MSMON_CSU</u> monitor register is read-only for the resource instance selected by <u>MPAMCFG_PART_SEL.RIS</u>.

HAS_XCL, bit [29] When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:

Has filtering to exclude clean data and implements the MSMON CFG CSU FLT.XCL field.

HAS_XCL	Meaning
0b0	MSMON_CFG_CSU_FLT
	does not implement the XCL
	field.
0b1	MSMON CFG CSU FLT
	implements the XCL field to
	exclude counting data in the
	clean state in the monitor
	instance.

If RIS is implemented, this field indicates that the MSMON_CFG_CSU_FLT.XCL field is implemented in the CSU monitor instances for the resource instance selected by MPAMCFG PART SEL.RIS.

Otherwise:

Reserved, res0.

Bit [28]

Reserved, res0.

HAS_OFLOW_LNKG, bit [27] When FEAT MPAMv0p1 is implemented or FEAT MPAMv1p1 is implemented:

Supports <u>MSMON_CFG_CSU_CTL</u>.OFLOW_LNKG field to control how overflow on an instance affects other monitor instances in this MSC.

_ HAS_OFLOW_LNKG	Meaning
0b0	Does not support CSU overflow linkage.
0b1	Supports CSU overflow linkage and the <u>MSMON_CFG_CSU_CTL</u> .OFLOW_LNKG field.

If RIS is implemented, this field indicates that MSMON_CFG_CSU_CTL. OFLOW_LNKG is implemented for the resource instance selected by MPAMCFG PART SEL.RIS.

Otherwise:

Reserved, res0.

HAS_OFSR, bit [26] When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:

The CSU monitor overflow status bitmap register, MSMON CSU OFSR, is implemented.

HAS_OFSR	Meaning
0b0	MSMON_CSU_OFSR
	register is not
	implemented.
0b1	MSMON CSU OFSR
	register is implemented.

If RIS is implemented, this field indicates that CSU monitor overflow status bitmap register is implemented for the resource instance selected by MPAMCFG PART SEL.RIS.

Otherwise:

Reserved, res0.

HAS_CEVNT_OFLW, bit [25] When FEAT MPAMv0p1 is implemented or FEAT MPAMv1p1 is implemented:

Supports <u>MSMON_CFG_CSU_CTL</u>.CEVNT_OFLW field which can enable the CSU monitor instance to perform overflow behaviors on a capture event.

HAS_CEVNT_OFLW	Meaning	
0b0	Does not support	
	MSMON_CFG_CSU_CTL.CEVNT_OFLW.	
0b1	Supports	
	MSMON CFG CSU CTL.CEVNT OFLW.	

If RIS is implemented, this field indicates that MSMON_CFG_CSU_CTL. CEVNT_OFLW is implemented for the resource instance selected by MPAMCFG_PART_SEL. RIS.

Otherwise:

Reserved, res0.

HAS_OFLOW_CAPT, bit [24] When FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented:

Supports <u>MSMON_CFG_CSU_CTL</u>.OFLOW_CAPT field which can enable the CSU monitor instance to capture the monitor on an overflow.

HAS_OFLOW_CAPT	Meaning	
0b0	Does not support	
	MSMON_CFG_CSU_CTL.OFLOW_CAPT.	
0b1	Supports	
	MSMON CFG CSU CTL.OFLOW CAPT.	

If RIS is implemented, this field indicates that MSMON_CFG_CSU_CTL. OF LOW_CAPT is implemented for the resource instance selected by MPAMCFG PART SEL.RIS.

Otherwise:

Reserved, res0.

Bits [23:16]

Reserved, res0.

NUM_MON, bits [15:0]

The number of cache storage usage monitor instances implemented.

The largest <u>MSMON_CFG_MON_SEL</u>.MON_SEL value is NUM_MON minus 1.

If RIS is implemented, this field indicates the number of CSU monitor instances implemented for the resource instance selected by MPAMCFG PART SEL.RIS.

Accessing MPAMF CSUMON IDR

This register is within the MPAM feature page memory frames. In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps.

MPAMF_CSUMON_IDR is read-only.

MPAMF_CSUMON_IDR must be readable from the Non-secure, Secure, Root, and Realm MPAM feature pages.

MPAMF_CSUMON_IDR is permitted to have the same contents when read from the Secure, Non-secure, Root, and Realm MPAM feature pages unless the register contents are different for the different versions:

- MPAMF_CSUMON_IDR_s is permitted to have either the same or different contents to MPAMF_CSUMON_IDR_ns, MPAMF_CSUMON_IDR_rt, or MPAMF_CSUMON_IDR_rl.
- MPAMF_CSUMON_IDR_ns is permitted to have either the same or different contents to MPAMF_CSUMON_IDR_rt or MPAMF_CSUMON_IDR_rt.
- MPAMF_CSUMON_IDR_rt is permitted to have either the same or different contents to MPAMF_CSUMON_IDR_rl.

There must be separate registers in the Secure (MPAMF_CSUMON_IDR_s), Non-secure (MPAMF_CSUMON_IDR_ns), Root (MPAMF_CSUMON_IDR_rt), and Realm (MPAMF_CSUMON_IDR_rl) MPAM feature pages.

When <u>MPAMF_IDR</u>.HAS_RIS is 1, MPAMF_CSUMON_IDR shows the configuration of cache storage usage monitoring for the cache resource instance selected by <u>MPAMCFG_PART_SEL</u>.RIS. Fields that mention RIS in their field descriptions have values that track the implemented properties of the resource instance. Fields that do not mention RIS are constant across all resource instances.

Access to MPAMF_CSUMON_IDR is not affected by MSMON_CFG_MON_SEL.RIS.

MPAMF_CSUMON_IDR can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_s	0x0088	MPAMF_CSUMON_IDR_s

Accesses on this interface are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_ns	0x0088	MPAMF_CSUMON_IDR_ns

Accesses on this interface are RO.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x0088	MPAMF_CSUMON_IDR_rt

When FEAT RME is implemented, accesses on this interface are **RO**.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x0088	MPAMF_CSUMON_IDR_rl

When FEAT_RME is implemented, accesses on this interface are ${f RO}.$

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	Registers	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.