MSMON OFLOW MSI ADDR H, MPAM Monitor **Overflow MSI Write High-part Address** Register

The MSMON OFLOW MSI ADDR H characteristics are:

Purpose

MSMON OFLOW MSI ADDR H is a 32-bit read/write register for the high part of the MPAM monitor overflow MSI address.

MSMON OFLOW MSI ADDR H s is the high part of the MSI write address for monitor overflow interrupts from Secure monitor instances. MSMON OFLOW MSI ADDR H ns is the high part of the MSI write address for monitor overflow interrupts from Non-secure monitor instances. MSMON OFLOW MSI ADDR H rt is the high part of the MSI write address for monitor overflow interrupts from Root monitor instances. MSMON OFLOW MSI ADDR H rl is the high part of the MSI write address for monitor overflow interrupts from Realm monitor instances.

Configuration

This register is present only when FEAT MPAMv1p1 is implemented and MPAMF MSMON IDR.HAS OFLW MSI == 1. Otherwise, direct accesses to MSMON OFLOW MSI ADDR H are res0.

MSMON OFLOW MSI ADDR L, MSMON OFLOW MSI ADDR H, MSMON OFLOW MSI ATTR, MSMON OFLOW MSI DATA, and MSMON OFLOW MSI MPAM must all be implemented to support MSI writes for monitor overflow interrupts.

The power and reset domain of each MSC component is specific to that component.

Attributes

MSMON OFLOW MSI ADDR H is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20	19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RES0	MSI_ADDR_H

Bits [31:20]

Reserved, res0.

MSI_ADDR_H, bits [19:0]

MSI write address bits[51:32].

Accessing MSMON_OFLOW_MSI_ADDR_H

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MSMON_OFLW_MSI_ADDR_H_s must only be accessible from the Secure MPAM feature page.
- MSMON_OFLW_MSI_ADDR_H_ns must only be accessible from the Non-secure MPAM feature page.
- MSMON_OFLW_MSI_ADDR_H_rt must only be accessible from the Root MPAM feature page.
- MSMON_OFLW_MSI_ADDR_H_rl must only be accessible from the Realm MPAM feature page.

MSMON_OFLW_MSI_ADDR_H_s, MSMON_OFLW_MSI_ADDR_H_ns, MSMON_OFLW_MSI_ADDR_H_rt, and MSMON_OFLW_MSI_ADDR_H_rl must be separate registers:

- The Secure instance (MSMON_OFLW_MSI_ADDR_H_s) accesses the high part of the monitor overflow MSI write address of Secure monitors.
- The Non-secure instance (MSMON_OFLW_MSI_ADDR_H_ns) accesses the high part of the monitor overflow MSI write address of Non-secure monitors.
- The Root instance (MSMON_OFLW_MSI_ADDR_H_rt) accesses the high part of the monitor overflow MSI write address of Root monitors.
- The Realm instance (MSMON_OFLW_MSI_ADDR_H_rl) accesses the high part of the monitor overflow MSI write address of Realm monitors.

MSMON_OFLOW_MSI_ADDR_H can be accessed through the memory-mapped interfaces:

Component Frame		Offset	Instance		
MPAM	MPAMF_BASE_s	0x08E4	MSMON_OFLW_MSI_ADDR_H_s		

Accesses on this interface are **RW**.

Component Frame	Offset Instance	
-----------------	-----------------	--

Accesses on this interface are RW.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rt	0x08E4	MSMON_OFLW_MSI_ADDR_H_rt

When FEAT RME is implemented, accesses on this interface are RW.

Component	Frame	Offset	Instance
MPAM	MPAMF_BASE_rl	0x08E4	MSMON_OFLW_MSI_ADDR_H_rl

When FEAT RME is implemented, accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

 $28/03/2023\ 16:02;\ 72747e43966d6b97dcbd230a1b3f0421d1ea3d94$

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.