## GICR\_ISENABLER<n>E, Interrupt Set-Enable Registers, n = 1 - 2

The GICR ISENABLER<n>E characteristics are:

#### **Purpose**

Enables forwarding of the corresponding PPI to the CPU interfaces.

#### **Configuration**

This register is present only when FEAT\_GICv3p1 is implemented. Otherwise, direct accesses to GICR ISENABLER<n>E are res0.

A copy of this register is provided for each Redistributor.

#### **Attributes**

GICR ISENABLER<n>E is a 32-bit register.

#### **Field descriptions**

31 30 29 28 27 26
Set enable bit31Set enable bit30Set enable bit29Set enable bit28Set enable bit27Set enable bit29Set enable bit28Set enable bit27Set enable bit28Set enable b

#### Set enable bit<x>, bit [x], for x = 31 to 0

For the extended PPI range, controls the forwarding of interrupt number x to the CPU interface. Reads and writes have the following behavior:

Set_enable_bit <x></x>	Meaning
060	If read, indicates that forwarding of the corresponding interrupt is disabled. If written, has no
	effect.

0b1	If read, indicates
	that forwarding of
	the corresponding
	interrupt is
	enabled.
	If written, enables
	forwarding of the
	corresponding
	interrupt.
	After a write of 1
	to this bit, a
	subsequent read
	of this bit returns
	1.

The reset behavior of this field is:

• On a GIC reset, this field resets to 0.

For INTID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICR\_ISENABLER<n>E number, n, is given by n = (m-1024) DIV 32.
- The offset of the required GICR\_ISENABLER<n>E is (0x100 + (4\*n)).
- The bit number of the required group modifier bit in this register is (m-1024) MOD 32.

### Accessing GICR\_ISENABLER<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICR\_ISENABLER<n>E, the corresponding bit is res0.

When <u>GICD\_CTLR</u>.DS==0, bits corresponding to Secure PPIs are RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

# GICR\_ISENABLER<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Redistributor		0x0100 + (4 * n)	GICR_ISENABLER <n>E</n>

Accesses on this interface are RW.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.