# TRBSR\_EL1, Trace Buffer Status/syndrome Register

The TRBSR EL1 characteristics are:

### **Purpose**

Provides syndrome information to software for a trace buffer management event.

### **Configuration**

This register is present only when FEAT\_TRBE is implemented. Otherwise, direct accesses to TRBSR EL1 are undefined.

#### **Attributes**

TRBSR EL1 is a 64-bit register.

### Field descriptions

	636261605958	57 56	55	54	53	52	51	50 49	48	47464544434241403938373635343332
RES0								M:	SS2	
	EC	RES0	DAT	IRQ	TRG	WRAP	RES0	EA S	RES0	MSS
	313029282726	25 24	23	22	21	20	19	1817	16	151413121110 9 8 7 6 5 4 3 2 1 0

#### Bits [63:56]

Reserved, res0.

#### MSS2, bits [55:32]

Management event Specific Syndrome 2. Contains syndrome specific to the management event.

The syndrome contents for each management event are described in the following sections.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

# MSS2 encoding for other trace buffer management events

23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESO

#### Bits [23:0]

Reserved, res0.

## MSS2 encoding for a buffer management event for an IMPLEMENTATION DEFINED reason

23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 IMPLEMENTATION DEFINED

#### **IMPLEMENTATION DEFINED, bits [23:0]**

implementation defined.

# MSS2 encoding for stage 1 or stage 2 Data Aborts on write to trace buffer

2322212019181716151413121110 9	8	7	6	5	4	3 2	2 1	1 0
RES0		AssuredOnly	Overlay	DirtyBit		RE	SC	)

#### Bits [23:8]

Reserved, res0.

#### AssuredOnly, bit [7]

When FEAT\_THE is implemented, TRBSR\_EL1.EC == 0b100101 and GetTRBSR\_EL1\_FSC() == 0b0011xx:

AssuredOnly flag. If a memory access generates a stage 2 Data Abort, then this field holds information about the fault.

AssuredOnly	Meaning
0b0	Data Abort is not
	due to
	AssuredOnly.
0b1	Data Abort is due
	to AssuredOnly.

#### Otherwise:

Reserved, res0.

#### Overlay, bit [6] When (FEAT\_S1POE is implemented or FEAT\_S2POE is implemented) and GetTRBSR\_EL1\_FSC() == 0b0011xx:

Overlay flag. If a memory access generates a Data Abort for a Permission fault, then this field holds information about the fault.

Overlay	Meaning
0b0	Data Abort due to Base
	Permissions.
0b1	Data Abort due to
	Overlay Permissions.

#### Otherwise:

Reserved, res0.

# DirtyBit, bit [5] When (FEAT\_S1PIE is implemented or FEAT\_S2PIE is implemented) and GetTRBSR\_EL1\_FSC() == 0b0011xx:

DirtyBit flag. If a memory access generates a Data Abort (Write Access) for a Permission fault (When using Indirect Permission), then this field holds information about the fault.

DirtyBit	Meaning
0b0	Permission Fault is not
	due to state of nDirty
	/ Dirty bit.
0b1	Permission Fault is
	due to state of nDirty
	/ Dirty bit.

#### Otherwise:

Reserved, res0.

#### Bits [4:0]

Reserved, res0.

#### EC, bits [31:26]

Event class. Top-level description of the cause of the trace buffer management event.

EC	Meaning	MSS	Applies when
0000000	Other trace buffer management event. All trace buffer management events other than those described by the other defined Event class codes.	MSS encoding for other trace buffer management events	
0b011110	Granule Protection Check fault on write to trace buffer, other than Granule Protection Fault (GPF). That is, any of the following:	MSS encoding for Granule Protection Check fault	When FEAT_RME is implemented
	<ul> <li>Granule Protection Table (GPT) address size fault.</li> <li>GPT walk fault.</li> <li>Synchronous External abort on GPT fetch.</li> </ul>		
	A GPF on translation table walk or update is reported as either a Stage 1 or Stage 2 Data Abort, as appropriate. Other GPFs are reported as a Stage 1 Data Abort.		

	D CC	1. C
0b011111	Buffer	MSS encoding for
	management	<u>Buffer management</u>
	event for an	event for
	implementation	<u>IMPLEMENTATION</u>
	defined reason.	<u>DEFINED reason</u>
0b100100	Stage 1 Data	MSS encoding for
	Abort on write to	stage 1 or stage 2
	trace buffer.	<u>Data Aborts on</u>
		<u>write to trace</u>
		<u>buffer</u>
0b100101	Stage 2 Data	MSS encoding for
	Abort on write to	stage 1 or stage 2
	trace buffer.	<u>Data Aborts on</u>
		<u>write to trace</u>
		<u>buffer</u>

All other values are reserved.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

#### Bits [25:24]

Reserved, res0.

## DAT, bit [23] When FEAT TRBE EXT is implemented:

Data. Indicates when the Trace Buffer Unit has trace data that has not yet been written to memory.

DAT	Meaning
0b0	Internal buffers are empty. All
	Trace operations Accepted by the
	Trace Buffer Unit will Complete in
	finite time.
0b1	Internal buffers are not empty.

When TRBSR\_EL1.{DAT, S} is {0, 1}, meaning Collection is stopped and the Trace Buffer Unit internal buffers are empty, then all trace data has been written to memory. An additional Data Synchronization Barrier may be required to ensure that the writes are Complete. When TRBSR\_EL1.DAT is 0 and Collection is not stopped, there may still be trace data held by the trace unit that the Trace Buffer Unit has not Accepted.

That is, TRBSR\_EL1.DAT reads as 1 when the Trace Buffer Unit has Accepted trace data from the trace unit, but has not yet written it to memory.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### IRQ, bit [22]

Maintenance interrupt status.

IRQ	Meaning
0d0	Maintenance interrupt is not asserted.
0b1	Maintenance interrupt is asserted.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

#### TRG, bit [21]

Triggered.

TRG	Meaning
0b0	No Detected Trigger has been
	observed since this field was last
	cleared to zero.
0b1	A Detected Trigger has been
	observed since this field was last
	cleared to zero.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

#### **WRAP, bit [20]**

Wrapped.

WRAP	Meaning
0b0	The current write pointer has
	not wrapped since this field was
	last cleared to zero.

0b1	The current write pointer has
	wrapped since this field was last
	cleared to zero.

For each byte of trace the Trace Buffer Unit Accepts and writes to the trace buffer at the address in the current write pointer, if the current write pointer is equal to the Limit pointer minus one, the current write pointer is wrapped by setting it to the Base pointer, and this field is set to 1.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

#### Bit [19]

Reserved, res0.

#### EA, bit [18] From Armv9.3:

Reserved, res0.

#### When the PE sets this bit as the result of an External Abort:

External Abort.

EA	Meaning
0b0	An External Abort has not been asserted.
0b1	An External Abort has been asserted and detected by the Trace Buffer Unit.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### S, bit [17]

Stopped.

S	Meaning

0b0	Collection has not been stopped.
0b1	Collection is stopped.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

#### Bit [16]

Reserved, res0.

#### MSS, bits [15:0]

Management Event Specific Syndrome. Contains syndrome specific to the management event.

The syndrome contents for each management event are described in the following sections.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

# MSS encoding for other trace buffer management events

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				RE	<b>S</b> 0							BS	SC		

#### Bits [15:6]

Reserved, res0.

#### **BSC**, bits [5:0]


Trace buffer status code.

BSC	Meaning	Applies when
0b000000	Collection not	
	stopped, or access	
	not allowed.	
0b000001	Trace buffer filled.	
	Collection stopped	
	because the current	
	write pointer	
	wrapped to the base	
	pointer and the	
	trace buffer mode is	
	Fill mode.	

0b000010	Trigger Event. Collection stopped because of a Trigger Event. See TRBTRG_EL1 for more information.	
0b000011	Manual Stop. Collection stopped because of a Manual Stop event. See TRBCR.ManStop for more information.	When FEAT_TRBE_EXT is implemented

All other values are reserved.


# MSS encoding for Buffer management event for IMPLEMENTATION DEFINED reason



#### **IMPLEMENTATION DEFINED, bits [15:0]**

implementation defined.

### **MSS encoding for Granule Protection Check fault**



#### Bits [15:0]

Reserved, res0.

# MSS encoding for stage 1 or stage 2 Data Aborts on write to trace buffer

_ 15	14	4	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					RE	<b>S</b> 0							FS	SC SC		

#### Bits [15:6]

Reserved, res0.

#### **FSC**, bits [5:0]

Fault status code.

FSC	Meaning	Applies when
0b000000	Address size	Applies when
00000000	fault, level 0	
	of translation	
	or translation	
	table base	
	register.	
0b000001	Address size	
0200001	fault, level 1.	
0b000010	Address size	
	fault, level 2.	
0b000011	Address size	
	fault, level 3.	
0b000100	Translation	
	fault, level 0.	
0b000101	Translation	
	fault, level 1.	
0b000110	Translation	
	fault, level 2.	
0b000111	Translation	
	fault, level 3.	
0b001001	Access flag	
	fault, level 1.	
0b001010	Access flag	
	fault, level 2.	
0b001011	Access flag	
	fault, level 3.	
0b001000	Access flag	When
	fault, level 0.	FEAT_LPA2 is
		implemented
0b001100	Permission	When
	fault, level 0.	FEAT_LPA2 is
	D	implemented
0b001101	Permission	
01 001110	fault, level 1.	
0b001110	Permission	
01 0 0 1 1 1 1	fault, level 2.	
0b001111	Permission	
01.01.000	fault, level 3.	
0b010000	Synchronous External	
	abort, not on	
	translation	
	table walk or	
	hardware	
	update of	
	translation	
	table.	

0	b010001	Asynchronous External abort.	
0	b010010	Synchronous External abort on translation table walk or hardware update of translation table, level -2.	When FEAT_D128 is implemented
	b010011	Synchronous External abort on translation table walk or hardware update of translation table, level -1.	When FEAT_LPA2 is implemented
	b010100	Synchronous External abort on translation table walk or hardware update of translation table, level 0.	
0	b010101	Synchronous External abort on translation table walk or hardware update of translation table, level 1.	
0	b010110	Synchronous External abort on translation table walk or hardware update of translation table, level 2.	

0b010111	Synchronous External abort on translation table walk or hardware update of translation table, level 3.	
0b011011	Synchronous parity or ECC error on memory access on translation table walk or hardware update of translation table, level -1.	When FEAT_LPA2 is implemented and FEAT_RAS is not implemented
0b100001	Alignment fault.	
0b100010	Granule Protection Fault on translation table walk or hardware update of translation table, level -2.	When FEAT_D128 is implemented and FEAT_RME is implemented
0b100011	Granule Protection Fault on translation table walk or hardware update of translation table, level -1.	When FEAT_RME is implemented and FEAT_LPA2 is implemented

0b100100	Granule Protection Fault on translation table walk or hardware update of translation table, level 0.	When FEAT_RME is implemented
0b100101	Granule Protection Fault on translation table walk or hardware update of translation table, level 1.	When FEAT_RME is implemented
0b100110	Granule Protection Fault on translation table walk or hardware update of translation table, level 2.	When FEAT_RME is implemented
0b100111	Granule Protection Fault on translation table walk or hardware update of translation table, level 3.	When FEAT_RME is implemented
0b101000	Granule Protection Fault, not on translation table walk or hardware update of translation table.	When FEAT_RME is implemented
0b101001	Address size fault, level -1.	When FEAT_LPA2 is implemented
0b101010	Translation fault, level -2.	When FEAT_D128 is implemented

0b101011	Translation fault, level -1.	When FEAT_LPA2 is implemented
0b101100	Address Size fault, level -2.	When FEAT_D128 is implemented
0b110000	TLB conflict abort.	
0b110001	Unsupported atomic hardware update fault.	When FEAT_HAFDBS is implemented

All other values are reserved.

### Accessing TRBSR\_EL1

The PE might ignore a write to TRBSR EL1 if any of the following apply:

- <u>TRBLIMITR\_EL1</u>.E == 1, and either FEAT\_TRBE\_EXT is not implemented or the Trace Buffer Unit is using Self-hosted mode.
- <u>TRBLIMITR\_EL1</u>.XE == 1, FEAT\_TRBE\_EXT is implemented, and the Trace Buffer Unit is using External mode.

Accesses to this register use the following encodings in the System register encoding space:

### MRS <Xt>, TRBSR\_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1011	0b011

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && (MDCR_EL3.NSTB[0] == '0' |
MDCR_EL3.NSTB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSTBE !=
SCR_EL3.NSE)) then
        UNDEFINED;
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGRTR_EL2.TRBSR_EL1 ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.E2TB == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
```

```
elsif HaveEL(EL3) && (MDCR EL3.NSTB[0] == '0' |
MDCR_EL3.NSTB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT RME) && MDCR EL3.NSTBE !=
SCR_EL3.NSE)) then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRBSR\_EL1;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && (MDCR EL3.NSTB[0] == '0'
MDCR_EL3.NSTB[1] != SCR_EL3.NS |
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSTBE !=
SCR_EL3.NSE)) then
        UNDEFINED;
    elsif HaveEL(EL3) && (MDCR EL3.NSTB[0] == '0' |
MDCR_EL3.NSTB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSTBE !=
SCR_EL3.NSE)) then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRBSR EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = TRBSR EL1;
```

### MSR TRBSR\_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1011	0b011

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && (MDCR_EL3.NSTB[0] == '0' |
MDCR_EL3.NSTB[1] != SCR_EL3.NS |
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSTBE !=
SCR_EL3.NSE)) then
       UNDEFINED;
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGWTR_EL2.TRBSR_EL1 ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.E2TB == 'x0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
```

```
elsif HaveEL(EL3) && (MDCR EL3.NSTB[0] == '0' |
MDCR_EL3.NSTB[1] != SCR_EL3.NS |
(IsFeatureImplemented(FEAT RME) && MDCR EL3.NSTBE !=
SCR_EL3.NSE)) then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRBSR EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && (MDCR EL3.NSTB[0] == '0' |
MDCR_EL3.NSTB[1] != SCR_EL3.NS |
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSTBE !=
SCR EL3.NSE)) then
        UNDEFINED;
    elsif HaveEL(EL3) && (MDCR EL3.NSTB[0] == '0' |
MDCR_EL3.NSTB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSTBE !=
SCR_EL3.NSE)) then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRBSR EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    TRBSR EL1 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.