| <u>Base</u> | SIMD&FP | <u>SVE</u> | <u>SME</u> | <u>Index by</u> |
|---------------------|---------------------|---------------------|---------------------|-----------------|
| <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | Encoding |

Pseu

LDAPURSH

Load-Acquire RCpc Register Signed Halfword (unscaled) calculates an address from a base register and an immediate offset, loads a signed halfword from memory, sign-extends it, and writes it to a register. The instruction has memory ordering semantics as described in *Load-Acquire, Load-AcquirePC, and Store-Release*, except that:

- There is no ordering requirement, separate from the requirements of a Load-AcquirePC or a Store-Release, created by having a Store-Release followed by a Load-AcquirePC instruction.
- The reading of a value written by a Store-Release by a Load-AcquirePC instruction by the same observer does not make the write of the Store-Release globally observed.

This difference in memory ordering is not described in the pseudocode. For information about memory accesses, see *Load/Store addressing modes*.

Unscaled offset (FEAT LRCPC2)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 0 1 1 0 0 1 1 x 0 imm9 0 0 Rn Rt

size opc

32-bit (opc == 11)

LDAPURSH <Wt>, [<Xn | SP>{, #<simm>}]

LDAPURSH <Xt>, [<Xn | SP>{, #<simm>}]

bits (64) offset = SignExtend (imm9, 64);
```

Assembler Symbols

| <wt></wt> | Is the 32-bit name of the general-purpose register to be transferred, encoded in the "Rt" field. |
|-----------------|--|
| <xt></xt> | Is the 64-bit name of the general-purpose register to be transferred, encoded in the "Rt" field. |
| <xn sp></xn sp> | Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field. |
| <simm></simm> | Is the optional signed immediate byte offset, in the range -256 to 255, defaulting to 0 and encoded in the "imm9" field. |

Shared Decode

```
integer n = UInt(Rn);
integer t = UInt(Rt);
MemOp memop;
boolean signed;
integer regsize;

if opc<1> == '0' then
    // store or zero-extending load
    memop = if opc<0> == '1' then MemOp LOAD else MemOp STORE;
    regsize = 32;
    signed = FALSE;
else
    // sign-extending load
    memop = MemOp LOAD;
    regsize = if opc<0> == '1' then 32 else 64;
    signed = TRUE;

boolean tagchecked = memop != MemOp PREFETCH && (n != 31);
```

Operation

```
bits(64) address;
bits(16) data;
AccessDescriptor accdesc;
if memop == MemOp LOAD then
    accdesc = CreateAccDescLDAcqPC (tagchecked);
elsif memop == MemOp_STORE then
    accdesc = <u>CreateAccDescAcqRel</u>(memop, tagchecked);
if n == 31 then
    if memop != MemOp_PREFETCH then <a href="CheckSPAlignment">CheckSPAlignment</a>();
    address = SP[];
    address = X[n, 64];
address = address + offset;
case memop of
    when <a href="MemOp_STORE">MemOp_STORE</a>
         data = X[t, 16];
         Mem[address, 2, accdesc] = data;
    when MemOp LOAD
         data = Mem[address, 2, accdesc];
         if signed then
             X[t, regsize] = SignExtend(data, regsize);
         else
             X[t, regsize] = ZeroExtend(data, regsize);
    when MemOp_PREFETCH
         Prefetch (address, t<4:0>);
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base SIMD&FP SVE SME Index by Instructions Instructions Instructions Encoding</u>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu