GICR ICFGR1, Interrupt Configuration Register 1

The GICR ICFGR1 characteristics are:

Purpose

Determines whether the corresponding PPI is edge-triggered or levelsensitive.

Configuration

A copy of this register is provided for each Redistributor.

For each supported PPI, it is implementation defined whether software can program the corresponding Int config field.

Changing Int config when the interrupt is individually enabled is unpredictable.

Changing the interrupt configuration between level-sensitive and edgetriggered (in either direction) at a time when there is a pending interrupt will leave the interrupt in an unknown pending state.

Attributes

GICR ICFGR1 is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

Int config<x>, bits [2x+1:2x], for x = 15 to 0

Indicates whether the interrupt is level-sensitive or edge-triggered.

Int_config <x></x>	Meaning
0b00	Corresponding
	interrupt is level-
	sensitive.
0b10	Corresponding
	interrupt is edge-
	triggered.

Int config[0] (bit [2x]) is res0.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Accessing GICR_ICFGR1

This register is used when affinity routing is enabled.

When affinity routing is disabled for the Security state of an interrupt, the field for that interrupt is res0 and an implementation is permitted to make the field RAZ/WI in this case. Equivalent functionality is provided by GICD ICFGR<n> with n=1 .

When <u>GICD_CTLR</u>.DS==0, a register bit that corresponds to a Group 0 or Secure Group 1 interrupt is RAZ/WI to Non-secure accesses.

GICR_ICFGR1 can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Redistributor	SGI_base	0x0C04	GICR_ICFGR1

Accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	External
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.