# PMSCR\_EL1, Statistical Profiling Control Register (EL1)

The PMSCR EL1 characteristics are:

# **Purpose**

Provides EL1 controls for Statistical Profiling.

# **Configuration**

This register is present only when FEAT\_SPE is implemented. Otherwise, direct accesses to PMSCR EL1 are undefined.

#### **Attributes**

PMSCR EL1 is a 64-bit register.

# Field descriptions

63626160595857565554535251504948474645444342414	03938	37	36	35	34	33	32
RES0							
RES0	PCT	TS	PA	CX	RES0	E1SPE	<b>EOSPE</b>
31302028272625242322212010181716151413121110 0 8	2 7 6	5	1	3	2	1	<u> </u>

#### Bits [63:8]

Reserved, res0.

# PCT, bits [7:6] When EL2 is implemented:

Physical Timestamp. If timestamp sampling is enabled and the Profiling Buffer is owned by EL1, requests which timestamp counter value is collected.

If FEAT\_ECV is implemented, this is a two-bit field as shown. Otherwise, bit[7] is res0.

PCT	Meaning	Applies when
-----	---------	-----------------

0b00	Virtual timestamp. The collected timestamp is the physical counter minus the value of <a href="mailto:CNTVOFF_EL2">CNTVOFF_EL2</a> .	
0b01	Physical timestamp. The collected timestamp is the physical counter.	
0b11	Guest physical timestamp. The collected timestamp is the physical counter minus a physical offset. If any of the following are true, the physical offset is zero, otherwise the physical offset is the value of <a href="mailto:CNTPOFF_EL2">CNTPOFF_EL2</a> :	When FEAT_ECV is implemented
	• <u>SCR_EL3</u> .ECVEn == 0. • <u>CNTHCTL_EL2</u> .ECV == 0.	

If EL2 is enabled in the current Security state, then the value of <a href="PMSCR EL2">PMSCR EL2</a>.PCT might override or modify the meaning of this field.

This field is ignored by the PE when the Profiling Buffer owning Exception level is EL2.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Physical Timestamp. Reserved. This field reads as 0b01 and ignores writes. Software should treat this field as UNK/SBZP.

When EL2 is not implemented, the Effective values of <a href="Mailto:CNTVOFF\_EL2">CNTVOFF\_EL2</a> and <a href="CNTPOFF\_EL2">CNTPOFF\_EL2</a> are zero, meaning the virtual counter and physical counter have the same value.

#### **TS, bit [5]**

Timestamp enable.

TS	Meaning
0b0	Timestamp sampling disabled.

This bit is ignored by the PE if EL2 is implemented and the Profiling Buffer is owned by EL2. For more information, see 'Controlling the data that is collected'.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### **PA**, bit [4]

Physical Address sample enable.

PA	Meaning
0b0	Physical addresses are not
	collected.
0b1	Physical addresses are collected.

#### If EL2 is implemented:

- If the Profiling Buffer is owned by EL1, this bit is combined with <a href="MSCR\_EL2">PMSCR\_EL2</a>.PA to determine which address is collected. For more information, see 'Controlling the data that is collected'.
- If the Profiling Buffer is owned by EL2, this bit is ignored by the PE.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### CX, bit [3]

**CONTEXTIDR EL1** sample enable.

CX	Meaning
0b0	<u>CONTEXTIDR_EL1</u> is not collected.
0b1	<u>CONTEXTIDR_EL1</u> is collected.

If EL2 is implemented and enabled in the current Security state when an operation is sampled:

- If the PE is at EL2, this bit is ignored by the PE.
- If HCR EL2.TGE == 1, this bit is ignored by the PE.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Bit [2]

Reserved, res0.

#### E1SPE, bit [1]

EL1 Statistical Profiling Enable.

E1SPE	Meaning
0b0	Sampling disabled at EL1.
0b1	Sampling enabled at EL1.

If EL2 is implemented and enabled in the current Security state, this bit is ignored by the PE when  $\underline{HCR}$   $\underline{EL2}$ . $\underline{TGE}$  == 1.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### EOSPE, bit [0]

ELO Statistical Profiling Enable. Controls sampling at ELO when  $\underline{HCR}$   $\underline{EL2}$ . $\underline{TGE}$  == 0 or if EL2 is disabled or not implemented.

EOSPE	Meaning
0d0	Sampling disabled at EL0.
0b1	Sampling enabled at EL0.

If EL2 is implemented and enabled in the current Security state, this bit is ignored by the PE when  $\frac{HCR}{EL2}$ . TGE == 1.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

# **Accessing PMSCR\_EL1**

Accesses to this register use the following encodings in the System register encoding space:

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1001	0b000

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && (MDCR EL3.NSPB[0] == '0' |
MDCR_EL3.NSPB[1] != SCR_EL3.NS |
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR EL3.NSE)) then
        UNDEFINED:
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT FGT) && (!HaveEL(EL3) | |
SCR EL3.FGTEn == '1') && HDFGRTR EL2.PMSCR EL1 ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPMS == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && (MDCR EL3.NSPB[0] == '0' |
MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() && HCR_EL2.<NV2,NV1,NV> ==
'111' then
        X[t, 64] = NVMem[0x828];
    else
        X[t, 64] = PMSCR\_EL1;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT RME) && MDCR EL3.NSPBE !=
SCR EL3.NSE)) then
        UNDEFINED;
    elsif HaveEL(EL3) && (MDCR_EL3.NSPB[0] == '0' |
MDCR_EL3.NSPB[1] != SCR_EL3.NS |
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HCR_EL2.E2H == '1' then
        X[t, 64] = PMSCR\_EL2;
    else
        X[t, 64] = PMSCR\_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = PMSCR\_EL1;
```

# MSR PMSCR EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1001	0b000

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && (MDCR_EL3.NSPB[0] == '0' || MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
        UNDEFINED;
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGWTR_EL2.PMSCR_EL1 ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPMS == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && (MDCR_EL3.NSPB[0] == '0' |
MDCR_EL3.NSPB[1] != SCR_EL3.NS |
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() && HCR_EL2.<NV2,NV1,NV> ==
'111' then
        NVMem[0x828] = X[t, 64];
    else
        PMSCR\_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && (MDCR_EL3.NSPB[0] == '0' |
MDCR_EL3.NSPB[1] != SCR_EL3.NS |
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
        UNDEFINED;
    elsif HaveEL(EL3) && (MDCR_EL3.NSPB[0] == '0' |
MDCR_EL3.NSPB[1] != SCR_EL3.NS |
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HCR_EL2.E2H == '1' then
        PMSCR\_EL2 = X[t, 64];
    else
        PMSCR\_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
```

# MRS <Xt>, PMSCR\_EL12

op0	op1	CRn	CRm	op2
0b11	0b101	0b1001	0b1001	0b000

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV1,NV> == '101'
then
        X[t, 64] = NVMem[0x828];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        if Halted() && HaveEL(EL3) && EDSCR.SDD ==
'1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
priority when SDD == '1'" && (MDCR_EL3.NSPB[0] ==
'0' || MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
            UNDEFINED;
        elsif HaveEL(EL3) && (MDCR_EL3.NSPB[0] ==
'0' | MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            X[t, 64] = PMSCR\_EL1;
    else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if EL2Enabled() && !ELUsingAArch32(EL2) &&
HCR EL2.E2H == '1' then
        X[t, 64] = PMSCR\_EL1;
    else
        UNDEFINED;
```

# MSR PMSCR\_EL12, <Xt>

0b11 | 0b101 | 0b1001 | 0b1001 | 0b000

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2, NV1, NV> == '101'
then
        NVMem[0x828] = X[t, 64];
    elsif EL2Enabled() && HCR EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        if Halted() && HaveEL(EL3) && EDSCR.SDD ==
'1' && boolean IMPLEMENTATION DEFINED "EL3 trap
priority when SDD == '1'" && (MDCR_EL3.NSPB[0] ==
'0' | MDCR_EL3.NSPB[1] != SCR_EL3.NS |
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR EL3.NSE)) then
            UNDEFINED;
        elsif HaveEL(EL3) && (MDCR_EL3.NSPB[0] ==
'0' | MDCR EL3.NSPB[1] != SCR EL3.NS |
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
            if Halted() && EDSCR.SDD == '1' then
                UNDEFINED;
            else
                AArch64.SystemAccessTrap(EL3, 0x18);
        else
            PMSCR\_EL1 = X[t, 64];
    else
        UNDEFINED;
elsif PSTATE.EL == EL3 then
    if EL2Enabled() && !ELUsingAArch32(EL2) &&
HCR\_EL2.E2H == '1' then
        PMSCR\_EL1 = X[t, 64];
    else
        UNDEFINED;
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.