by	Sh
ng	Pseu

ST1W (scalar plus vector)

Scatter store words from a vector (vector index)

Scatter store of words from the active elements of a vector register to the memory addresses generated by a 64-bit scalar base plus vector index. The index values are optionally first sign or zero-extended from 32 to 64 bits and then optionally multiplied by 4. Inactive elements are not written to memory. This instruction is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

It has encodings from 6 classes: $\underline{32\text{-bit scaled offset}}$, $\underline{32\text{-bit unpacked scaled offset}}$, $\underline{32\text{-bit unpacked unscaled offset}}$, $\underline{64\text{-bit}}$ scaled offset and 64-bit unscaled offset

32-bit scaled offset

```
31302928272625 24 23 22212019181716151413121110 9 8 7 6 5 4 3 2 1 0

1 1 0 0 1 0 1 0 1 | Zm | 1 | xs | 0 | Pg | Rn | Zt |

msz<1>msz<0>
```

```
ST1W { <Zt>.S }, <Pg>, [<Xn | SP>, <Zm>.S, <mod> #2]
```

```
if ! HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer g = UInt(Pg);
constant integer esize = 32;
constant integer msize = 32;
constant integer offs_size = 32;
boolean offs_unsigned = xs == '0';
integer scale = 2;
```

32-bit unpacked scaled offset

```
31302928272625 24 23 22212019181716151413121110 9 8 7 6 5 4 3 2 1 0

1 1 1 0 0 1 0 1 0 0 1 Zm 1 xs 0 Pg Rn Zt

msz<1>msz<0>
```

ST1W { <Zt>.D }, <Pg>, [<Xn | SP>, <Zm>.D, <mod> #2]

```
if ! HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 32;
constant integer offs_size = 32;
boolean offs_unsigned = xs == '0';
integer scale = 2;
```

32-bit unpacked unscaled offset

```
31302928272625 24 23 22212019181716151413121110 9 8 7 6 5 4 3 2 1 0 1 1 1 0 0 1 0 1 0 Zm 1 xs 0 Pg Rn Zt
```

msz<1>msz<0>

```
ST1W \{ \langle Zt \rangle.D \}, \langle Pg \rangle, [\langle Xn | SP \rangle, \langle Zm \rangle.D, \langle mod \rangle]
```

```
if ! HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 32;
constant integer offs_size = 32;
boolean offs_unsigned = xs == '0';
integer scale = 0;
```

32-bit unscaled offset

```
31302928272625 24 23 22212019181716151413121110 9 8 7 6 5 4 3 2 1 0 1 1 1 0 0 1 0 | Zm | 1 | xs 0 | Pg | Rn | Zt |
```

msz<1>msz<0>

ST1W { <Zt>.S }, <Pg>, [<Xn | SP>, <Zm>.S, <mod>]

```
if !HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer g = UInt(Pg);
constant integer esize = 32;
constant integer msize = 32;
constant integer offs_size = 32;
boolean offs_unsigned = xs == '0';
integer scale = 0;
```

64-bit scaled offset

msz<1>msz<0>

ST1W { <Zt>.D }, <Pg>, [<Xn | SP>, <Zm>.D, LSL #2]

```
if ! HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 32;
constant integer offs_size = 64;
boolean offs_unsigned = TRUE;
integer scale = 2;
```

64-bit unscaled offset

31302928272625	24	23	2221	2019181716	15 14 13	121110	98765	4 3 2 1 0
1 1 1 0 0 1 0	1	0	0 0	Zm	1 0 1	Pg	Rn	Zt
	. 7							-

msz<1>msz<0>

```
ST1W { <Zt>.D }, <Pg>, [<Xn | SP>, <Zm>.D]
```

```
if ! HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 32;
constant integer offs_size = 64;
boolean offs_unsigned = TRUE;
integer scale = 0;
```

Assembler Symbols

<Zt> Is the name of the scalable vector register to be

transferred, encoded in the "Zt" field.

<Pg> Is the name of the governing scalable predicate register P0-

P7, encoded in the "Pg" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or

stack pointer, encoded in the "Rn" field.

<Zm> Is the name of the offset scalable vector register, encoded in

the "Zm" field.

<mod>

Is the index extend and shift specifier, encoded in "xs":

XS	<mod></mod>
0	UXTW
1	SXTW

Operation

```
CheckNonStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(64) base;
bits(PL) mask = P[g, PL];
bits(VL) offset;
bits(VL) src;
constant integer mbytes = msize DIV 8;
boolean contiguous = FALSE;
boolean nontemporal = FALSE;
boolean tagchecked = TRUE;
AccessDescriptor accdesc = CreateAccDescSVE(MemOp STORE, nontemporal, constant)
```

Operational information

If FEAT_SVE2 is implemented or FEAT_SME is implemented, then if PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsEncoding

Internal version only: is a v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56 Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.