AArch64 Instructions Index by Encoding External Registers

CNTCR, Counter Control Register

The CNTCR characteristics are:

Purpose

Enables the counter, controls the counter frequency setting, and controls counter behavior during debug.

Configuration

It is implementation defined whether CNTCR is implemented in the Core power domain or in the Debug power domain.

For more information, see 'Power and reset domains for the system level implementation of the Generic Timer'.

Attributes

CNTCR is a 32-bit register.

Field descriptions

3	31 30 29 28 27 26 25 24 23 22 21 20 19 18	17 16 15 14 13 12 11 10 9 8	7	6	5 4	4 3	3	2	1	0
	RES0	FCREQ		RI	ES()		SCEN	HDBG	SEN

Bits [31:18]

Reserved, res0.

FCREQ, bits [17:8]

Frequency change request. Indicates the number of the entry in the Frequency modes table to select.

Selecting an unimplemented entry, or an entry that contains 0, has no effect on the counter.

The maximum number of entries in the Frequency modes table is implementation defined up to a maximum of 1004 entries, see 'The Frequency modes table'. An implementation is only required to implement an FCREQ field that can hold values from 0 to the highest supported Frequency modes table entry. Any unrequired most-significant bits of FCREQ can be implemented as res0.

The reset behavior of this field is:

• On a Timer reset, this field resets to 0.

Bits [7:3]

Reserved, res0.

SCEN, bit [2] When FEAT CNTSC is implemented:

Scale Enable.

SCEN	Meaning
0b0	Scaling is not enabled. The
	counter value is incremented by
	0×1.0000000 for each counter
	tick.
0b1	Scaling is enabled. The counter
	is incremented by
	<u>CNTSCR</u> .ScaleVal for each
	counter tick.

The SCEN bit can only be changed when the counter is disabled, when CNTCR.EN == 0.

If the value of CNTCR.SCEN changes when CNTCR.EN == 1 then:

- The counter value becomes unknown.
- The counter value remains unknown on future ticks of the clock.

When the <u>CNTCV</u> register in the CNTControlBase frame of the memory mapped counter module is written to, the accumulated fraction information is reset to zero.

The reset behavior of this field is:

• On a Timer reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

HDBG, bit [1]

Halt-on-debug. Controls whether a Halt-on-debug signal halts the system counter:

	HDBG	Meaning	
--	------	---------	--

0b0	System counter ignores Halt-on-	
	debug.	
	5	
0b1	Asserted Halt-on-debug signal	
	5 5	
	halts system counter update.	
	J	

The reset behavior of this field is:

• On a Timer reset, this field resets to an architecturally unknown value.

EN, bit [0]

Enables the counter:

EN	Meaning			
0b0	System counter disabled.			
0b1	System counter enabled.			

The reset behavior of this field is:

• On a Timer reset, this field resets to 0.

Accessing CNTCR

In a system that supports Secure and Non-secure memory maps the CNTControlBase frame, that includes this register, is implemented only in the Secure memory map.

CNTCR can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
Timer	CNTControlBase	0x000	CNTCR

Accesses on this interface are **RW**.

AArch32 AArch64 AArch32 AArch64 Index by External Registers Registers Instructions Instructions Encoding Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.