MPAMO_EL1, MPAMO Register (EL1)

The MPAM0 EL1 characteristics are:

Purpose

Holds information to generate MPAM labels for memory requests when executing at ELO. When EL2 is implemented and enabled in the current Security state, the MPAM virtualization option is present,

MPAMHCR_EL2.GSTAPP_PLK == 1 and HCR_EL2.TGE == 0,

MPAM1_EL1 is used instead of MPAM0_EL1 to generate MPAM information to label memory requests.

If EL2 is implemented and enabled in the current Security state, and <u>HCR_EL2</u>.E2H == 0 or <u>HCR_EL2</u>.TGE == 0, the MPAM virtualization option is present and <u>MPAMHCR_EL2</u>.EL0_VPMEN == 1, then MPAM PARTIDs in MPAM0_EL1 are virtual and mapped into physical PARTIDs for the current Security state.

Configuration

This register is present only when FEAT_MPAM is implemented. Otherwise, direct accesses to MPAM0 EL1 are undefined.

Attributes

MPAM0 EL1 is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48	47 46 45 44 43 42 41 40	39 38 37 36 35 34 33 32
RES0	PMG_D	PMG_I
PARTID_D	PARTID_I	
21 20 20 20 27 26 25 24 22 22 21 20 10 10 17 16	15 1/ 12 12 11 10 0 0	7 6 5 4 3 2 1 0

Bits [63:48]

Reserved, res0.

PMG D, bits [47:40]

Performance monitoring group property for PARTID D.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

PMG I, bits [39:32]

Performance monitoring group property for PARTID I.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

PARTID D, bits [31:16]

Partition ID for data accesses, including load and store accesses, made from ELO.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

PARTID_I, bits [15:0]

Partition ID for instruction accesses made from ELO.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing MPAM0 EL1

None of the fields in this register are permitted to be cached in a TLB.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, MPAMO_EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0101	0b001

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1' then
```

```
if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif EL2Enabled() && MPAM2 EL2.TRAPMPAM0EL1 ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = MPAM0\_EL1;
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
   else
        X[t, 64] = MPAM0\_EL1;
elsif PSTATE.EL == EL3 then
   X[t, 64] = MPAM0 EL1;
```

MSR MPAMO_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1010	0b0101	0b001

```
if PSTATE.EL == ELO then
   UNDEFINED;
elsif PSTATE.EL == EL1 then
    if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
   elsif EL2Enabled() && MPAM2_EL2.TRAPMPAM0EL1 ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        MPAM0\_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if HaveEL(EL3) && MPAM3_EL3.TRAPLOWER == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        MPAM0\_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
   MPAM0\_EL1 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.