# GICR\_ISACTIVER<n>E, Interrupt Set-Active Registers, n = 1 - 2

The GICR ISACTIVER<n>E characteristics are:

### **Purpose**

Adds the active state to the corresponding PPI.

### **Configuration**

This register is present only when FEAT\_GICv3p1 is implemented. Otherwise, direct accesses to GICR\_ISACTIVER<n>E are res0.

A copy of this register is provided for each Redistributor.

#### **Attributes**

GICR ISACTIVER<n>E is a 32-bit register.

### Field descriptions

31 30 29 28 27 26

Set\_active\_bit31|Set\_active\_bit30|Set\_active\_bit29|Set\_active\_bit28|Set\_active\_bit27|Set\_active\_bit26

#### Set active bit<x>, bit [x], for x = 31 to 0

For the extended PPIs, adds the active state to interrupt number  $\boldsymbol{x}$ . Reads and writes have the following behavior:

Set_active_bit <x></x>	Meaning
0b0	If read, indicates
	that the
	corresponding
	interrupt is not
	active, and is not
	active and pending.
	If written, has no
	effect.

0b1	If read, indicates that the corresponding interrupt is active, or active and pending on this PE. If written, activates the corresponding interrupt, if the interrupt is not already active. If the interrupt is already active, the write has no effect. After a write of 1 to this bit, a subsequent read of this bit returns 1.
-----	---

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

For INTID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICR\_ISACTIVER<n>E number, n, is given by n = (m-1024) DIV 32.
- The offset of the required GICR ISACTIVER<n>E is (0x200 + (4\*n)).
- The bit number of the required group modifier bit in this register is (m-1024) MOD 32.

## Accessing GICR ISACTIVER<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICR ISACTIVER<n>E, the corresponding bit is res0.

When <u>GICD\_CTLR</u>.DS==0, bits corresponding to Secure PPIs are RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

# GICR\_ISACTIVER<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Redistributor	_	0x0300 + (4 * n)	GICR_ISACTIVER <n>E</n>

Accesses on this interface are RW.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

 $28/03/2023\ 16:02;\ 72747e43966d6b97dcbd230a1b3f0421d1ea3d94$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.