AArch64
Instructions

Index by Encoding

External Registers

# DC IGVAC, Invalidate of Allocation Tags by VA to PoC

The DC IGVAC characteristics are:

### **Purpose**

Invalidate Allocation Tags in data cache by address to Point of Coherency.

## **Configuration**

This instruction is present only when FEAT\_MTE2 is implemented. Otherwise, direct accesses to DC IGVAC are undefined.

#### **Attributes**

DC IGVAC is a 64-bit System instruction.

### Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

VA					
VA					
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0					

#### **VA**, bits [63:0]

Virtual address to use. No alignment restrictions apply to this VA.

#### **Executing DC IGVAC**

When the instruction is executed, it can generate a watchpoint, which is prioritized in the same way as other watchpoints. If a watchpoint is generated, the CM bit in the ESR ELx.ISS field is set to 1.

If ELO access is enabled, when executed at ELO, the instruction may generate a Permission fault, subject to the constraints described in 'MMU faults generated by cache maintenance operations'.

Execution of this instruction might require an address translation from VA to PA, and that translation might fault. For more information, see 'The data cache maintenance instruction (DC)'.

Accesses to this instruction use the following encodings in the System instruction encoding space:

## DC IGVAC, <Xt>

op0	op1	CRn	CRm	op2
0b01	0b000	0b0111	0b0110	0b011

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TPCP == '1' then
         AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) |
SCR_EL3.FGTEn == '1') && HFGITR_EL2.DCIVAC == '1'
then
         AArch64.SystemAccessTrap(EL2, 0x18);
    else
         AArch64.DC(X[t, 64], CacheType_Tag,
CacheOp_Invalidate, CacheOpScope_PoC);
elsif PSTATE.EL == EL2 then
AArch64.DC(X[t, 64], CacheType_Tag,
CacheOp_Invalidate, CacheOpScope_PoC);
elsif PSTATE.EL == EL3 then
AArch64.DC(X[t, 64], CacheType_Tag,
CacheOp_Invalidate, CacheOpScope_PoC);
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.