# PMCIDR1, Performance Monitors Component Identification Register 1

The PMCIDR1 characteristics are:

## **Purpose**

Provides information to identify a Performance Monitor component.

For more information, see 'About the Component Identification scheme'.

## **Configuration**

This register is present only when FEAT\_PMUv3\_EXT is implemented and an implementation implements PMCIDR1. Otherwise, direct accesses to PMCIDR1 are res0.

If FEAT\_DoPD is implemented, this register is in the Core power domain. If FEAT\_DoPD is not implemented, this register is in the Debug power domain.

This register is required for CoreSight compliance.

### **Attributes**

PMCIDR1 is a 32-bit register.

This register is part of the **PMU** block.

# Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 6 5 4	3 2 1 0
RES0		PRMBL_1

#### Bits [31:8]

Reserved, res0.

## CLASS, bits [7:4]

Component class.

CLASS	Meaning
0b1001	CoreSight component.

Other values are defined by the CoreSight Architecture.

This field reads as 0x9.

## **PRMBL\_1**, bits [3:0]

Preamble. RAZ.

Reads as 0b0000.

Access to this field is **RO**.

## **Accessing PMCIDR1**

Accesses to this register use the following encodings:

# Accessible at offset 0xFF4 from PMU

- When FEAT\_DoPD is implemented and !IsCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.