# ID\_MMFR2\_EL1, AArch32 Memory Model Feature Register 2

The ID MMFR2 EL1 characteristics are:

## **Purpose**

Provides information about the implemented memory model and memory management support in AArch32 state.

For general information about the interpretation of the ID registers see 'Principles of the ID scheme for fields in ID registers'.

## **Configuration**

AArch64 System register ID\_MMFR2\_EL1 bits [31:0] are architecturally mapped to AArch32 System register ID\_MMFR2[31:0].

#### **Attributes**

ID\_MMFR2\_EL1 is a 64-bit register.

## Field descriptions

## When AArch32 is supported:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

| RES0            |             |             |             |             |           |         |         |
|-----------------|-------------|-------------|-------------|-------------|-----------|---------|---------|
| <b>HWAccFlg</b> | WFIStall    | MemBarr     | UniTLB      | HvdTLB      | L1HvdRng  | L1HvdBG | L1HvdFG |
| 31 30 29 28     | 27 26 25 24 | 23 22 21 20 | 19 18 17 16 | 15 14 13 12 | 11 10 9 8 | 7 6 5 4 | 3 2 1 0 |

#### Bits [63:32]

Reserved, res0.

### HWAccFlg, bits [31:28]

Hardware Access Flag. In earlier versions of the Arm Architecture, this field indicates support for a Hardware Access flag, as part of the VMSAv7 implementation. Defined values are:

| HWAccFlg | Meaning  |
|----------|--|
| 0b0000   | Not supported.                                       |
| 0b0001   | Support for VMSAv7 Access flag, updated in hardware. |

All other values are reserved.

From Armv8, the only permitted value is 0b0000.

#### WFIStall, bits [27:24]

Wait For Interrupt Stall. Indicates the support for Wait For Interrupt (WFI) stalling. Defined values are:

| WFIStall | Meaning                   |
|----------|---------------------------|
| 000000   | Not supported.            |
| 0b0001   | Support for WFI stalling. |

All other values are reserved.

From Armv8, the permitted values are 0b0000 and 0b0001.

#### MemBarr, bits [23:20]

Memory Barrier. Indicates the supported memory barrier System instructions in the (coproc==0b1111) encoding space:

| MemBarr | Meaning  |  |
|---------|--|--|
| 000000  | None supported.  |  |
| 0b0001  | Supported memory barrier System instructions are:  |  |
|         | <ul> <li>Data Synchronization<br/>Barrier (DSB).</li> </ul>  |  |
| 0b0010  | As for 0b0001, and adds:   |  |
|         | <ul> <li>Instruction     Synchronization     Barrier (ISB).</li> <li>Data Memory Barrier     (DMB).</li> </ul> |  |

All other values are reserved.

From Armv8, the only permitted value is 0b0010.

Arm deprecates the use of these operations. ID\_ISAR4.Barrier\_instrs indicates the level of support for the preferred barrier instructions.

#### **UniTLB**, bits [19:16]

Unified TLB. Indicates the supported TLB maintenance operations, for a unified TLB implementation. Defined values are:

| CIIII  | 1-104111119  |
|--------|--|
| 000000 | Not supported.   |
| 0b0001 | Supported unified TLB maintenance operations are:  |
|        | <ul><li>Invalidate all entries in the TLB.</li><li>Invalidate TLB entry by VA.</li></ul>   |
| 0b0010 | As for 0b0001, and adds:   |
|        | • Invalidate TLB entries by ASID match.  |
| 0b0011 | As for 0b0010, and adds:   |
|        | <ul> <li>Invalidate instruction TLB and data TLB entries by VA Al<br/>unified TLB operation.</li> </ul>  |
| 0b0100 | As for 0b0011, and adds:   |
|        | <ul> <li>Invalidate Hyp mode unified TLB entry by VA.</li> <li>Invalidate entire Non-secure PL1&amp;0 unified TLB.</li> <li>Invalidate entire Hyp mode unified TLB.</li> </ul> |
| 0b0101 | As for 0b0100, and adds the following operations: TLBIMVALIS, T  |
|        | TLBIMVALHIS, TLBIMVAL, TLBIMVAAL, TLBIMVALH.   |
| 0b0110 | As for 0b0101, and adds the following operations: <u>TLBIIPAS2IS</u> , <u>T</u>  |
|        | TLBIIPAS2L.  |

All other values are reserved.

UniTLB Meaning

In Armv8-A, the only permitted value is 0b0110.

#### HvdTLB, bits [15:12]

If the Unified TLB field (UniTLB, bits [19:16]) is not 0000, then the meaning of this field is implementation defined. Arm deprecates the use of this field by software.

## L1HvdRng, bits [11:8]

Level 1 Harvard cache Range. Indicates the supported Level 1 cache maintenance range operations, for a Harvard cache implementation. Defined values are:

| L1HvdRng | Meaning        |
|----------|----------------|
| 0b0000   | Not supported. |

| 0b0001 | Supported Level 1 Harvard cache maintenance range operations are:  |
|--------|--|
|        | <ul> <li>Invalidate data cache range by VA.</li> <li>Invalidate instruction cache range by VA.</li> <li>Clean data cache range by VA.</li> <li>Clean and invalidate data cache range by VA.</li> </ul> |

All other values are reserved.

From Armv8, the only permitted value is 0b0000.

#### L1HvdBG, bits [7:4]

Level 1 Harvard cache Background fetch. Indicates the supported Level 1 cache background fetch operations, for a Harvard cache implementation. When supported, background fetch operations are non-blocking operations. Defined values are:

| L1HvdBG | Meaning  |  |
|---------|--|--|
| 000000  | Not supported.   |  |
| 0b0001  | Supported Level 1 Harvard cache background fetch operations are:                                     |  |
|         | <ul><li>Fetch instruction cache<br/>range by VA.</li><li>Fetch data cache range<br/>by VA.</li></ul> |  |

All other values are reserved.

From Armv8, the only permitted value is 0b0000.

#### L1HvdFG, bits [3:0]

Level 1 Harvard cache Foreground fetch. Indicates the supported Level 1 cache foreground fetch operations, for a Harvard cache implementation. When supported, foreground fetch operations are blocking operations. Defined values are:

| L1HvdFG | Meaning        |
|---------|----------------|
| 000000  | Not supported. |

Ob0001 Supported Level 1 Harvard cache foreground fetch operations are:

derations are:

- Fetch instruction cache range by VA.
- Fetch data cache range by VA.

All other values are reserved.

From Armv8, the only permitted value is 0b0000.

#### Otherwise:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

| UNKNOWN |
|---------|
| UNKNOWN |

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### Bits [63:0]

Reserved, unknown.

## **Accessing ID MMFR2 EL1**

Accesses to this register use the following encodings in the System register encoding space:

## MRS <Xt>, ID\_MMFR2\_EL1

| op0  | op1   | CRn    | CRm    | op2   |
|------|-------|--------|--------|-------|
| 0b11 | 0b000 | 0b0000 | 0b0001 | 0b110 |

elsif PSTATE.EL == EL3 then
 X[t, 64] = ID\_MMFR2\_EL1;

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.