# GICC\_EOIR, CPU Interface End Of Interrupt Register

The GICC EOIR characteristics are:

### **Purpose**

A write to this register performs priority drop for the specified interrupt and, if the appropriate  $\underline{\text{GICC\_CTLR}}$ .EOImodeS or  $\underline{\text{GICC\_CTLR}}$ .EOImodeNS field == 0, also deactivates the interrupt.

### **Configuration**

This register is present only when FEAT\_GICv3\_LEGACY is implemented. Otherwise, direct accesses to GICC\_EOIR are res0.

If GICD CTLR.DS==0:

- This register is Common.
- GICC AEOIR is an alias of the Non-secure view of this register.

For Secure writes when <u>GICD\_CTLR</u>.DS==0, or for Secure and Non-secure writes when <u>GICD\_CTLR</u>.DS==1, the register provides functionality for Group 0 interrupts.

For Non-secure writes when <u>GICD\_CTLR</u>.DS==1, the register provides functionality for Group 1 interrupts.

### **Attributes**

GICC\_EOIR is a 32-bit register.

## Field descriptions

31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
RES0	INTID

#### Bits [31:24]

Reserved, res0.

#### **INTID, bits [23:0]**

The INTID of the signaled interrupt.

#### Note

INTIDs 1020-1023 are reserved and convey additional information such as spurious interrupts.

When affinity routing is not enabled:

- Bits [23:13] are res0.
- For SGIs, bits [12:10] identify the CPU interface corresponding to the source PE. For all other interrupts these bits are res0.

For every read of a valid INTID from <u>GICC\_IAR</u>, the connected PE must perform a matching write to GICC\_EOIR. The value written to GICC\_EOIR must be the INTID from <u>GICC\_IAR</u>. Reads of INTIDs 1020-1023 do not require matching writes.

#### Note

Arm recommends that software preserves the entire register value read from <u>GICC\_IAR</u>, and writes that value back to GICC\_EOIR on completion of interrupt processing.

For nested interrupts, the order of writes to this register must be the reverse of the order of interrupt acknowledgement. Behavior is unpredictable if:

- This ordering constraint is not maintained.
- The value written to this register does not match an active interrupt, or the ID of a spurious interrupt.
- The value written to this register does not match the last valid interrupt value read from GICC IAR.

For general information about the effect of writes to end of interrupt registers, and about the possible separation of the priority drop and interrupt deactivate operations, see 'Interrupt lifecycle' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

#### If GICD CTLR.DS==0:

- <u>GICC\_CTLR</u>.EOImodeS controls the behavior of Secure accesses to GICC\_EOIR and GICC\_AEOIR.
- <u>GICC\_CTLR</u>.EOImodeNS controls the behavior of Non-secure accesses to GICC\_EOIR and <u>GICC\_AEOIR</u>.

# Accessing GICC\_EOIR

The following writes must be ignored:

- Writes of INTIDs 1020-1023.
- Secure writes corresponding to Group 1 interrupts. In systems that support system error generation, an implementation might generate a system error. In this case, GIC behavior is predictable, and the highest Secure active priority (in the Secure copy of <a href="GICC\_APR<n">GICC\_APR<n</a>) will be reset if the highest active priority is Secure. System behavior is unpredictable.
- Non-secure writes corresponding to Group 0 interrupts when <a href="GICC\_CTLR">GICC\_CTLR</a>. EOImodeS == 1. In systems that support system error generation, an implementation might generate a system error. In this case, GIC behavior is predictable, and the highest Non-secure active priority (in the Non-secure copy of <a href="GICC\_APR<n">GICC\_APR<n</a>) will be reset if the highest active priority is Non-secure. System behavior is unpredictable.

This register is used only when System register access is not enabled. When System register access is enabled:

- For AArch32 implementations, <a href="ICC\_EOIR0">ICC\_EOIR0</a> and <a href="ICC\_EOIR1">ICC\_EOIR1</a> provide equivalent functionality.
- For AArch64 implementations, <u>ICC\_EOIR0\_EL1</u> and <u>ICC\_EOIR1\_EL1</u> provide equivalent functionality.

When affinity routing is enabled for a Security state, it is a programming error to use memory-mapped registers to access the GIC.

### GICC\_EOIR can be accessed through the memory-mapped interfaces:

Component	Offset	Instance	
GIC CPU interface	0x0010	GICC_EOIR	

This interface is accessible as follows:

- When GICD CTLR.DS == 0, accesses to this register are **WO**.
- When an access is Secure, accesses to this register are **WO**.
- When an access is Non-secure, accesses to this register are **WO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.