<u>SVE</u>	<u>SME</u>	Index by	
Instructions	Instructions	Encoding	

Pseu

UVDOT (4-way)

Base **Instructions**

Multi-vector unsigned integer vertical dot-product by indexed element

The unsigned integer vertical dot product instruction computes the vertical dot product of the corresponding four unsigned 8-bit or 16-bit integer values held in the four first source vectors and four unsigned 8-bit or 16-bit integer values in the corresponding indexed 32-bit or 64-bit element of the second source vector. The widened dot product results are destructively added to the corresponding 32-bit or 64-bit element of the ZA single-vector groups.

The groups within the second source vector are specified using an immediate element index which selects the same group position within each 128-bit vector segment. The index range is from 0 to one less than the number of groups per 128-bit segment, encoded in 1 to 2 bits depending on the size of the group.

The vector numbers forming the single-vector group within each quarter of the ZA array are selected by the sum of the vector select register and immediate offset, modulo quarter the number of ZA array vectors.

The vector group symbol VGx4 indicates that the ZA operand consists of four ZA single-vector groups. The vector group symbol is preferred for disassembly, but optional in assembler source code.

This instruction is unpredicated.

ID AA64SMFR0 EL1.I16I64 indicates whether the 16-bit integer variant is implemented.

It has encodings from 2 classes: 32-bit and 64-bit

SIMD&FP

Instructions

```
32-bit
(FEAT SME2)
```

```
31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0
                                                                        0 1 1 0
1 1 0 0 0 0 0 1 0 1 0 1
                                      Zm
                                             |1| Rv |0| i2
                                                                  Zn
                                                                                    off3
```

```
UVDOT ZA.S[<Wv>, <offs>{, VGx4}], { <Zn1>.B-<math><Zn4>.B }, <Zm>.B[<index:
```

```
if ! <a href="HaveSME2">HaveSME2</a>() then UNDEFINED;
integer v = UInt('010':Rv);
constant integer esize = 32;
integer n = UInt(Zn:'00');
integer m = <u>UInt('0':Zm);</u>
integer offset = <u>UInt</u>(off3);
integer index = UInt(i2);
```

64-bit (FEAT_SME_I16I64)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
                                                                   0 1 1
1 1 0 0 0 0 0 1 1 1 0 1
                                  Zm
                                         | 1 | Rv | 0 | 1 | i1
                                                           Zn
                                                                 0
```

```
if !(HaveSME2() && HaveSMEI16I64()) then UNDEFINED;
integer v = UInt('010':Rv);
constant integer esize = 64;
integer n = UInt(Zn:'00');
integer m = UInt('0':Zm);
integer offset = UInt(off3);
integer index = UInt(i1);
```

Assembler Symbols

<wv></wv>	Is the 32-bit name of the vector select register W8-W11, encoded in the "Rv" field.
<offs></offs>	Is the vector select offset, in the range 0 to 7, encoded in the "off3" field.
<zn1></zn1>	Is the name of the first scalable vector register of a multivector sequence, encoded as "Zn" times 4.
<zn4></zn4>	Is the name of the fourth scalable vector register of a multivector sequence, encoded as "Zn" times 4 plus 3.
<zm></zm>	Is the name of the second source scalable vector register Z0-Z15, encoded in the "Zm" field.
<index></index>	For the 32-bit variant: is the immediate index of a 32-bit group of four 8-bit values within each 128-bit vector segment, in the range 0 to 3, encoded in the "i2" field.
	For the 64-bit variant: is the immediate index of a 64-bit group of four 16-bit values within each 128-bit vector segment, in the range 0 to 1, encoded in the "i1" field.

Operation

```
CheckStreamingSVEAndZAEnabled();
constant integer VL = <u>CurrentVL;</u>
constant integer elements = VL DIV esize;
integer vectors = VL DIV 8;
integer vstride = vectors DIV 4;
integer eltspersegment = 128 DIV esize;
bits(32) vbase = X[v, 32];
integer vec = (UInt (vbase) + offset) MOD vstride;
bits (VL) operand2 = \mathbb{Z}[m, VL];
bits(VL) result;
for r = 0 to 3
    bits (VL) operand3 = \underline{ZAvector}[vec, VL];
    for e = 0 to elements-1
        integer segmentbase = e - (e MOD eltspersegment);
        integer s = segmentbase + index;
        bits(esize) sum = Elem[operand3, e, esize];
        for i = 0 to 3
             bits (VL) operand1 = \mathbb{Z}[n+i, VL];
```

```
integer element1 = UInt (Elem[operand1, 4 * e + r, esize DIV
integer element2 = UInt (Elem[operand2, 4 * s + i, esize DIV
sum = sum + element1 * element2;
Elem[result, e, esize] = sum;
ZAvector[vec, VL] = result;
vec = vec + vstride;
```

Sh

Pseu

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.