AArch64 Instructions Index by Encoding

External Registers

GICR_IPRIORITYR<n>, Interrupt Priority Registers, n = 0 - 7

The GICR IPRIORITYR<n> characteristics are:

Purpose

Holds the priority of the corresponding interrupt for each SGI and PPI supported by the GIC.

Configuration

A copy of these registers is provided for each Redistributor.

These registers are configured as follows:

- GICR IPRIORITYRO-GICR IPRIORITYR3 store the priority of SGIs.
- GICR IPRIORITYR4-GICR IPRIORITYR7 store the priority of PPIs.

Attributes

GICR_IPRIORITYR<n> is a 32-bit register.

Field descriptions

Priority offset 3B, bits [31:24]

Interrupt priority value from an implementation defined range, at byte offset 3. Lower priority values correspond to greater priority of the interrupt.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Priority_offset_2B, bits [23:16]

Interrupt priority value from an implementation defined range, at byte offset 2. Lower priority values correspond to greater priority of the interrupt. The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Priority_offset_1B, bits [15:8]

Interrupt priority value from an implementation defined range, at byte offset 1. Lower priority values correspond to greater priority of the interrupt.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Priority_offset_0B, bits [7:0]

Interrupt priority value from an implementation defined range, at byte offset 0. Lower priority values correspond to greater priority of the interrupt.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

Accessing GICR_IPRIORITYR<n>

These registers are used when affinity routing is enabled for the Security state of the interrupt. When affinity routing is not enabled the bits corresponding to the interrupt are RAZ/WI and <a href="GICD_IPRIORITYR<n>">GICD_IPRIORITYR<n> provides equivalent functionality.

These registers are used for SGIs and PPIs only. Equivalent functionality for SPIs is provided by GICD IPRIORITYR<n>.

These registers are byte-accessible.

When GICD CTLR.DS == 0:

- A field that corresponds to a Group 0 or Secure Group 1 interrupt is RAZ/WI to Non-secure accesses.
- A Non-secure access to a field that corresponds to a Non-secure Group 1 interrupt behaves as described in 'Software accesses of interrupt priority' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

Note

Implementations must ensure that an interrupt that is pending at the time of the

write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than one time. The effect of the change must be visible in finite time.

GICR_IPRIORITYR<n> can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Redistributor	_	0x0400 + (4 *	GICR_IPRIORITYR <n></n>
		n)	

Accesses on this interface are RW.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.