GICD_TYPER, Interrupt Controller Type Register

The GICD TYPER characteristics are:

Purpose

Provides information about what features the GIC implementation supports. It indicates:

- Whether the GIC implementation supports two Security states.
- The maximum number of INTIDs that the GIC implementation supports.
- The number of PEs that can be used as interrupt targets.

Configuration

This register is available in all configurations of the GIC. When GICD CTLR.DS==0, this register is Common.

Attributes

GICD TYPER is a 32-bit register.

Field descriptions

3130292827 26 25 24 2322212019 18 17 16 1514131211 10 9 8 7 6 5 4 3 2 ESPI_range|RSS|No1N|A3V| | IDbits | DVISLPIS|MBIS| num_LPIs | Security|Extn|NMI|ESPI|CPUNum|Deirnes|Numerous | DVISLPIS|MBIS| numerous |

ESPI_range, bits [31:27]
When GICD TYPER.ESPI == 1:

Indicates the maximum INTID in the Extended SPI range.

Maximum Extended SPI INTID is (32*(ESPI_range + 1) + 4095).

The ESPI_range field only indicates the maximum number of SPIs that the GIC implementation might support. This value determines the number of instances of the following interrupt registers:

- GICD IGROUPR<n>E.
- GICD ISENABLER<n>E.
- GICD ICENABLER<n>E.
- GICD ISPENDR<n>E.
- GICD ICPENDR<n>E.
- GICD ISACTIVER<n>E.

- GICD ICACTIVER<n>E.
- GICD IPRIORITYR<n>E.
- GICD ICFGR<n>E.
- GICD IROUTER < n > E.
- GICD_IGRPMODR<n>E.

The GIC architecture does not require a GIC implementation to support a continuous range of SPI interrupt IDs. Software must check which SPI INTIDs are supported, up to the maximum value indicated by GICD TYPER.ESPI range.

Otherwise:

Reserved, res0.

RSS, bit [26]

Range Selector Support.

RSS	Meaning
0d0	The IRI supports targeted SGIs
	with affinity level 0 values of 0 -
	15.
0b1	The IRI supports targeted SGIs
	with affinity level 0 values of 0 -
	255.

No1N, bit [25]

Indicates whether 1 of N SPI interrupts are supported.

No1N	Meaning
0b0	1 of N SPI interrupts are
	supported.
0b1	1 of N SPI interrupts are not
	supported.

A3V, bit [24]

Affinity 3 valid. Indicates whether the Distributor supports nonzero values of Affinity level 3.

A3V	Meaning
0b0	The Distributor only supports zero
	values of Affinity level 3.
0b1	The Distributor supports nonzero
	values of Affinity level 3.

IDbits, bits [23:19]

The number of interrupt identifier bits supported, minus one.

DVIS, bit [18] When FEAT_GICv4 is implemented:

Indicates whether the implementation supports Direct Virtual LPI injection.

DVIS	Meaning
0b0	The implementation does not
	support Direct Virtual LPI
	injection.
0b1	The implementation supports
	Direct Virtual LPI injection.

Otherwise:

Reserved, res0.

LPIS, bit [17]

Indicates whether the implementation supports LPIs.

LPIS	Meaning
0b0	The implementation does not
	support LPIs.
0b1	The implementation supports
	LPIs.

MBIS, bit [16]

Indicates whether the implementation supports message-based interrupts by writing to Distributor registers.

MBIS	Meaning
0b0	The implementation does not support message-based
	interrupts by writing to Distributor registers.
	The GICD_CLRSPI_NSR, GICD_SETSPI_NSR,
	GICD CLRSPI SR, and GICD SETSPI SR registers are
	reserved.
0b1	The implementation supports message-based interrupts by
	writing to the GICD_CLRSPI_NSR, GICD_SETSPI_NSR,
	GICD CLRSPI SR, or GICD SETSPI SR registers.

num LPIs, bits [15:11]

Number of supported LPIs.

- 0b00000 Number of LPIs as indicated by GICD_TYPER.IDbits.
- All other values Number of LPIs supported is $2^{(num_LPIs+1)}$.
 - Available LPI INTIDs are $8192..(8192 + 2^{(num_LPIs+1)} 1)$.
 - This field cannot indicate a maximum LPI INTID greater than that indicated by GICD_TYPER.IDbits.

When the supported INTID width is less than 14 bits, this field is res0 and no LPIs are supported.

SecurityExtn, bit [10]

Indicates whether the GIC implementation supports two Security states:

When $\underline{GICD} \underline{CTLR}.DS == 1$, this field is RAZ.

SecurityExtn	Meaning
0b0	The GIC implementation
	supports only a single
	Security state.
0b1	The GIC implementation
	supports two Security
	states.

NMI, bit [9]

Non-maskable Interrupts.

NMI	Meaning
0b0	Non-maskable interrupt property
	not supported.
0b1	Non-maskable interrupt property
	is supported.

ESPI, bit [8]

Extended SPI.

ESPI	Meaning
0b0	Extended SPI range not
	implemented.
0b1	Extended SPI range
	implemented.

CPUNumber, bits [7:5]

Reports the number of PEs that can be used when affinity routing is not enabled, minus 1.

These PEs must be numbered contiguously from zero, but the relationship between this number and the affinity hierarchy from MPIDR is implementation defined. If the implementation does not support ARE being zero, this field is 000.

ITLinesNumber, bits [4:0]

For the INTID range 32 to 1019, indicates the maximum SPI supported.

If the value of this field is N, the maximum SPI INTID is 32(N+1) minus 1. For example, 00011 specifies that the maximum SPI INTID in is 127.

Regardless of the range of INTIDs defined by this field, interrupt IDs 1020-1023 are reserved for special purposes.

A value of 0 indicates no SPIs are support.

The ITLinesNumber field only indicates the maximum number of SPIs that the GIC implementation might support. This value determines the number of instances of the following interrupt registers:

- GICD IGROUPR<n>.
- GICD ISENABLER<n>.
- GICD ICENABLER<n>.
- GICD ISPENDR<n>.
- GICD ICPENDR<n>.
- GICD ISACTIVER<n>.
- GICD ICACTIVER<n>.
- <u>GICD_IPRIORITYR<n></u>.
- GICD ITARGETSR<n>.
- GICD_ICFGR<n>.
- GICD IROUTER<n>.
- GICD IGRPMODR<n>.

The GIC architecture does not require a GIC implementation to support a continuous range of SPI interrupt IDs. Software must check which SPI INTIDs are supported, up to the maximum value indicated by GICD TYPER.ITLinesNumber.

Accessing GICD_TYPER

GICD TYPER can be accessed through the memory-mapped interfaces:

Component Fra	nme Offset	Instance
---------------	------------	----------

GIC	Dist base	0x0004	GICD TYPER
Distributor	_		_

Accesses on this interface are RO.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.