AArch64
Instructions

Index by Encoding

External Registers

# SPMIIDR\_EL1, Implementation Identification Register

The SPMIIDR EL1 characteristics are:

# **Purpose**

Provides discovery information for System PMU <s>.

# **Configuration**

This register is present only when FEAT\_SPMU is implemented. Otherwise, direct accesses to SPMIIDR EL1 are undefined.

## **Attributes**

SPMIIDR EL1 is a 64-bit register.

# Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RESO

ProductID

Variant Revision Implementer 6:0]
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### Bits [63:32]

Reserved, res0.

## ProductID, bits [31:20]

Part number, bits [11:0]. The part number is selected by the designer of the component.

This field has an implementation defined value.

Access to this field is **RO**.

## Variant, bits [19:16]

Component major revision.

Defines either a variant of the component defined by SPMIIDR EL1.ProductID, or the major revision of the component.

When defining a major revision, SPMIIDR\_EL1.Variant and SPMIIDR\_EL1.Revision together form the revision number of the component, with SPMIIDR\_EL1.Variant being the most significant part and SPMIIDR\_EL1.Revision the least significant part. When a component is changed, SPMIIDR\_EL1.Variant or SPMIIDR\_EL1.Revision is increased to ensure that software can differentiate the different revisions of the component. If SPMIIDR\_EL1.Variant is increased then SPMIIDR\_EL1.Revision should be set to 0b0000.

This field has an implementation defined value.

Access to this field is **RO**.

## Revision, bits [15:12]

Component minor revision.

When a component is changed:

- If SPMIIDR\_EL1.Variant and SPMIIDR\_EL1.Revision together form the revision number of the component then:
  - SPMIIDR\_EL1.Variant or SPMIIDR\_EL1.Revision is increased to ensure that software can differentiate the different revisions of the component.
  - If Variant is increased then Revision should be set to 0b0000.
- Otherwise, SPMIIDR\_EL1.Revision is increased to ensure that software can differentiate the different revisions of the component.

This field has an implementation defined value.

Access to this field is **RO**.

## Implementer, bits [11:8, 6:0]

JEDEC-assigned JEP106 identification code of the designer of the component.

SPMIIDR\_EL1[11:8] is the JEP106 bank identifier minus 1 and SPMIIDR\_EL1[6:0] is the JEP106 identification code for the designer of the component. The code identifies the designer of the component, which might not be not the same as the implementer of the device containing the component. To obtain a number, or to see the assignment of these codes, contact JEDEC http://www.jedec.org.

## **Note**

For example, for a component designed by Arm Limited, the JEP106 bank is 5, and the JEP106 identification code is 0x3B,

meaning SPMIIDR\_EL1[11:0] has the value 0x43B.

Zero is not a valid JEP106 identification code, meaning a value of zero for SPMIIDR EL1 indicates this register is not implemented.

This field has an implementation defined value.

The Implementer field is split as follows:

- Implementer[10:7] is SPMIIDR EL1[11:8].
- Implementer[6:0] is SPMIIDR EL1[6:0].

Access to this field is **RO**.

#### Bit [7]

Reserved, res0.

# Accessing SPMIIDR\_EL1

To access SPMIIDR\_EL1 for System PMU <s>, set SPMSELR EL0.SYSPMUSEL to s.

SPMIIDR\_EL1 reads-as-zero if the System PMU selected by <a href="SPMSELR\_EL0">SPMSELR\_EL0</a>. SYSPMUSEL is not implemented.

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, SPMIIDR EL1

| op0  | op1   | CRn    | CRm    | op2   |
|------|-------|--------|--------|-------|
| 0b10 | 0b000 | 0b1001 | 0b1101 | 0b100 |

```
AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && MDCR EL3.EnPM2 == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] =
SPMIIDR_EL1[UInt(SPMSELR_EL0.SYSPMUSEL)];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR EL3.EnPM2 == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && MDCR_EL3.EnPM2 == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] =
SPMIIDR_EL1[UInt (SPMSELR_EL0.SYSPMUSEL)];
elsif PSTATE.EL == EL3 then
    X[t, 64] =
SPMIIDR_EL1[UInt(SPMSELR_EL0.SYSPMUSEL)];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.