Index by	Sh
Encoding	Pseud

<u>Instructions</u> <u>Instructions</u>

SVE Instructions SME Instructions

## ZIP1, ZIP2 (vectors)

Base

Interleave elements from two half vectors

SIMD&FP

Interleave alternating elements from the lowest or highest halves of the first and second source vectors and place in elements of the destination vector. This instruction is unpredicated.

The 128-bit element variant requires that the current vector length is at least 256 bits, and if the current vector length is not an integer multiple of 256 bits then the trailing bits are set to zero. ID\_AA64ZFRO\_EL1.F64MM indicates whether the 128-bit element variant is implemented. The 128-bit element variant is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

It has encodings from 4 classes:  $\underline{\text{High halves}}$ ,  $\underline{\text{High halves (quadwords)}}$ ,  $\underline{\text{Low halves (quadwords)}}$ 

## **High halves**

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 0 0 0 0 1 0 1 size 1 Zm 0 1 1 0 0 1 Zn Zd

H
```

```
ZIP2 < Zd > . < T > , < Zn > . < T > , < Zm > . < T >
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Zd);
integer part = 1;</pre>
```

# High halves (quadwords) (FEAT F64MM)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 1 0 1 1 0 1 Zm 0 0 0 0 0 1 Zn Zd
```

```
ZIP2 < Zd > .Q, < Zn > .Q, < Zm > .Q
```

```
if !HaveSVE() | !HaveSVEFP64MatMulExt() then UNDEFINED;
constant integer esize = 128;
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Zd);
integer part = 1;
```

#### Low halves

3	31	30	29	28	27	26	25	24	23 22	21	20 19 18 17 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	0	0	0	0	0	1	0	1	size	1	Zm	0	1	1	0	0	0			Zn					$\overline{Zd}$		

Н

```
ZIP1 < Zd > . < T > , < Zn > . < T > , < Zm > . < T >
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Zd);
integer part = 0;</pre>
```

# Low halves (quadwords) (FEAT F64MM)

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 1 0 1 1 0 1 Zm 0 0 0 0 0 0 0 Zn Zd

```
ZIP1 < Zd > .Q, < Zn > .Q, < Zm > .Q
```

```
if !HaveSVE() | !HaveSVEFP64MatMulExt() then UNDEFINED;
constant integer esize = 128;
integer n = UInt(Zn);
integer m = UInt(Zm);
integer d = UInt(Zd);
integer part = 0;
```

### **Assembler Symbols**

<Zd>

Is the name of the destination scalable vector register, encoded in the "Zd" field.

<T>

Is the size specifier, encoded in "size":

size	<t></t>
0.0	В
01	Н
10	S
11	D

<Zn>

Is the name of the first source scalable vector register, encoded in the "Zn" field.

<Zm>

Is the name of the second source scalable vector register, encoded in the "Zm" field.

#### Operation

```
if esize < 128 then <u>CheckSVEEnabled();</u> else <u>CheckNonStreamingSVEEnabled();</u>
constant integer VL = <u>CurrentVL;</u>
if VL < esize * 2 then UNDEFINED;
constant integer pairs = VL DIV (esize * 2);</pre>
```

```
bits(VL) operand1 = Z[n, VL];
bits(VL) operand2 = Z[m, VL];
bits(VL) result = Zeros(VL);

integer base = part * pairs;
for p = 0 to pairs-1
    Elem[result, 2*p+0, esize] = Elem[operand1, base+p, esize];
    Elem[result, 2*p+1, esize] = Elem[operand2, base+p, esize];
Z[d, VL] = result;
```

## **Operational information**

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then if PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu