| <u>Base</u>         | SIMD&FP             | <u>SVE</u>          | <u>SVE</u> <u>SME</u> |          |  |  |
|---------------------|---------------------|---------------------|-----------------------|----------|--|--|
| <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u>   | Encoding |  |  |

Pseu

### **FNMUL** (scalar)

Floating-point Multiply-Negate (scalar). This instruction multiplies the floating-point values of the two source SIMD&FP registers, and writes the negation of the result to the destination SIMD&FP register.

This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR\_EL1*, *CPTR\_EL2*, and *CPTR\_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

| 31 30 29 28 27 26 25 24 23 22 21 | 20 19 18 17 16 | 15 1 <sub>1</sub> | 4 13 | 12 | 11 | 10 | 9 | 8 | 7  | 6 | 5 | 4 | 3 | 2  | 1 | 0 |
|----------------------------------|----------------|-------------------|------|----|----|----|---|---|----|---|---|---|---|----|---|---|
| 0 0 0 1 1 1 1 0 ftype 1          | Rm             | 1 (               | 0    | 0  | 1  | 0  |   |   | Rn |   |   |   |   | Rd |   |   |
|                                  | (              | ор                |      |    |    |    |   |   |    |   |   |   |   |    |   |   |

```
Half-precision (ftype == 11)
(FEAT_FP16)
```

```
FNMUL <Hd>, <Hn>, <Hm>
```

## **Single-precision (ftype == 00)**

```
FNMUL <Sd>, <Sn>, <Sm>
```

## Double-precision (ftype == 01)

```
FNMUL <Dd>, <Dn>, <Dm>
if ftype == '10' || (ftype == '11' && !IsFeatureImplemented(FEAT_FP16))
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
```

### **Assembler Symbols**

| <dd></dd> | Is the 64-bit name of the SIMD&FP destination register, encoded in the "Rd" field.   |
|-----------|--|
| <dn></dn> | Is the 64-bit name of the first SIMD&FP source register, encoded in the "Rn" field.  |
| <dm></dm> | Is the 64-bit name of the second SIMD&FP source register, encoded in the "Rm" field. |

constant integer esize = 8 << UInt(ftype EOR '10');</pre>

| <hd></hd> | Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.   |
|-----------|--|
| <hn></hn> | Is the 16-bit name of the first SIMD&FP source register, encoded in the "Rn" field.  |
| <hm></hm> | Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field. |
| <sd></sd> | Is the 32-bit name of the SIMD&FP destination register, encoded in the "Rd" field.   |
| <sn></sn> | Is the 32-bit name of the first SIMD&FP source register, encoded in the "Rn" field.  |
| <sm></sm> | Is the 32-bit name of the second SIMD&FP source register, encoded in the "Rm" field. |

# **Operation**

```
CheckFPEnabled64();
bits(esize) operand1 = V[n, esize];
bits(esize) operand2 = V[m, esize];

FPCRType fpcr = FPCR[];
boolean merge = IsMerging(fpcr);
bits(128) result = if merge then V[n, 128] else Zeros(128);

bits(esize) product = FPMul(operand1, operand2, fpcr);
product = FPNeg(product);
Elem[result, 0, esize] = product;

V[d, 128] = result;
```

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

 $Internal\ version\ only:\ is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu