AArch64
Instructions

Index by Encoding External Registers

CCSIDR2_EL1, Current Cache Size ID Register 2

The CCSIDR2 EL1 characteristics are:

Purpose

Provides the information about the architecture of the currently selected cache from bits[63:32] of CCSIDR EL1.

Configuration

AArch64 System register CCSIDR2_EL1 bits [31:0] are architecturally mapped to AArch32 System register CCSIDR2[31:0].

This register is present only when FEAT_CCIDX is implemented. Otherwise, direct accesses to CCSIDR2 EL1 are undefined.

In an implementation which does not support AArch32 at EL1, it is implementation defined whether reading this register gives an unknown value or is undefined.

The implementation includes one CCSIDR2_EL1 for each cache that it can access. <u>CSSELR_EL1</u> selects which Cache Size ID Register is accessible.

Attributes

CCSIDR2_EL1 is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RES0						
RES0	NumSets					
31 30 20 28 27 26 25 24	23 22 21 20 10 18 17 16 15 14 13 12 11 10 0 8 7 6 5 4 3 2 1 0					

Bits [63:24]

Reserved, res0.

NumSets, bits [23:0]

(Number of sets in cache) - 1, therefore a value of 0 indicates 1 set in the cache. The number of sets does not have to be a power of 2.

Accessing CCSIDR2_EL1

If <u>CSSELR_EL1</u>.{TnD, Level, InD} is programmed to a cache level that is not implemented, then on a read of the CCSIDR2_EL1 the behavior is constrained unpredictable, and can be one of the following:

- The CCSIDR2 EL1 read is treated as NOP.
- The CCSIDR2 EL1 read is undefined.
- The CCSIDR2 EL1 read returns an unknown value.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, CCSIDR2 EL1

op0	op1	CRn	CRm	op2
0b11	0b001	0b0000	0b0000	0b010

```
if PSTATE.EL == ELO then
    if IsFeatureImplemented(FEAT_IDST) then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TID2 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR EL2.TID4 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = CCSIDR2\_EL1;
elsif PSTATE.EL == EL2 then
   X[t, 64] = CCSIDR2\_EL1;
elsif PSTATE.EL == EL3 then
   X[t, 64] = CCSIDR2\_EL1;
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.