# **CNTID, Counter Identification Register**

The CNTID characteristics are:

## **Purpose**

Indicates whether counter scaling is implemented.

# **Configuration**

It is implementation defined whether CNTID is implemented in the Core power domain or in the Debug power domain.

This register is present only when FEAT\_CNTSC is implemented. Otherwise, direct accesses to CNTID are res0.

#### **Attributes**

CNTID is a 32-bit register.

## Field descriptions

31 30 29 28 27 26 25 24 23	22 21 20 19 18 17	7 16 15 14 1	13 12 11 10	9 8	7	6	5	4	3	2	1	0
RES0								(	CN	rs(	,	

#### Bits [31:4]

Reserved, res0.

#### **CNTSC**, bits [3:0]

Indicates whether Counter Scaling is implemented

CNTSC	Meaning
0b0000	Counter scaling is not
	implemented.
0b0001	Counter scaling is
	implemented.

All other values are reserved.

## **Accessing CNTID**

In a system that supports Secure and Non-secure memory maps, the CNTControlBase frame, that includes this register, is implemented only in the Secure memory map.

#### CNTID can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance		
Timer	CNTControlBase	0x1C	CNTID		

Accesses on this interface are RO.

AArch32	AArch64	AArch32	AArch64	Index by	<b>External</b>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.