

## TRCTRACEIDR, Trace ID Register

The TRCTRACEIDR characteristics are:

### Purpose

Sets the trace ID for instruction trace.

### Configuration

External register TRCTRACEIDR bits [31:0] are architecturally mapped to AArch64 System register [TRCTRACEIDR\[31:0\]](#).

This register is present only when FEAT\_ETE is implemented and FEAT\_TRC\_EXT is implemented. Otherwise, direct accesses to TRCTRACEIDR are res0.

### Attributes

TRCTRACEIDR is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0														TRACEID																	

#### Bits [31:7]

Reserved, res0.

#### TRACEID, bits [6:0]

Trace ID field. Sets the trace ID value for instruction trace. The width of the field is indicated by the value of [TRCIDR5.TRACEIDSIZE](#). Unimplemented bits are res0.

If an implementation supports AMBA ATB, then:

- The width of the field is 7 bits.
- Writing a reserved trace ID value does not affect behavior of the trace unit but it might cause unpredictable behavior of the trace capture infrastructure.

See the AMBA ATB Protocol Specification for information about which ATID values are reserved.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

## Accessing TRCTRACEIDR

Must be programmed if implemented.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

**TRCTRACEIDR can be accessed through the external debug interface:**

Component	Offset	Instance
ETE	0x040	TRCTRACEIDR

This interface is accessible as follows:

- When OSLockStatus(), or !IsTraceCorePowered() or !AllowExternalTraceAccess(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.