x by	Sh
ding	<u>Pseu</u>

SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

STSET, STSETL

<u>Base</u> Instructions

Atomic bit set on word or doubleword in memory, without return, atomically loads a 32-bit word or 64-bit doubleword from memory, performs a bitwise OR with the value held in a register on it, and stores the result back to memory.

- STSET does not have release semantics.
- STSETL stores to memory with release semantics, as described in *Load-Acquire*, *Store-Release*.

For information about memory accesses, see *Load/Store addressing modes*.

This is an alias of LDSET, LDSETA, LDSETAL, LDSETL. This means:

- The encodings in this description are named to match the encodings of LDSET, LDSETA, LDSETAL, LDSETL.
- The description of <u>LDSET, LDSETA, LDSETAL</u>, <u>LDSETL</u> gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

Integer (FEAT LSE)

31 30 29	28 27 26 25 24 23 22 21	20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5	4 3	2 1 0
1 x 1	1 1 0 0 0 0 R 1	Rs 0 0 1 1 0 0 Rn	1 1	1 1 1
size	Α	орс	F	Rt

32-bit LDSET alias (size == 10 && R == 0)

```
STSET <Ws>, [<Xn | SP>]

is equivalent to

LDSET <Ws>, WZR, [<Xn | SP>]
```

and is always the preferred disassembly.

32-bit LDSETL alias (size == 10 && R == 1)

```
STSETL <Ws>, [<Xn|SP>]
is equivalent to

LDSETL <Ws>, WZR, [<Xn|SP>]
and is always the preferred disassembly.
```

64-bit LDSET alias (size == 11 && R == 0)

```
STSET <Xs>, [<Xn | SP>]

is equivalent to

LDSET <Xs>, XZR, [<Xn | SP>]
```

and is always the preferred disassembly.

64-bit LDSETL alias (size == 11 && R == 1)

```
STSETL <Xs>, [<Xn | SP>]

is equivalent to

LDSETL <Xs>, XZR, [<Xn | SP>]
```

and is always the preferred disassembly.

Assembler Symbols

<Ws> Is the 32-bit name of the general-purpose register holding

the data value to be operated on with the contents of the

memory location, encoded in the "Rs" field.

<Xs> Is the 64-bit name of the general-purpose register holding

the data value to be operated on with the contents of the

memory location, encoded in the "Rs" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or

stack pointer, encoded in the "Rn" field.

Operation

The description of <u>LDSET, LDSETA, LDSETAL</u>, <u>LDSETL</u> gives the operational pseudocode for this instruction.

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu