# TRCPDSR, PowerDown Status Register

The TRCPDSR characteristics are:

## **Purpose**

Indicates the power status of the trace unit.

# **Configuration**

This register is present only when FEAT\_ETE is implemented and FEAT\_TRC\_EXT is implemented. Otherwise, direct accesses to TRCPDSR are res0.

### **Attributes**

TRCPDSR is a 32-bit register.

## Field descriptions

31302928272625242322212019181716151413121110987	6 5	4 3 2	1	0
RES0	OSLK	RES0	STICKYPD	<b>POWER</b>

#### Bits [31:6]

Reserved, res0.

#### OSLK, bit [5]

OS Lock Status.

OSLK	Meaning
0b0	The OS Lock is unlocked.
0b1	The OS Lock is locked.

Note that this field indicates the state of the PE OS Lock.

#### Bits [4:2]

Reserved, res0.

#### STICKYPD, bit [1]

Sticky powerdown status. Indicates whether the trace register state is valid.

STICKYPD	Meaning
0b0	The state of <u>TRCOSLSR</u>
	and the trace registers are valid.
0b1	The state of <u>TRCOSLSR</u> and the trace registers might not be valid.

This field is set to 1 if the power to the trace unit core power domain is removed and the trace unit register state is not valid.

The STICKYPD field is read-sensitive. On a read of the TRCPDSR, this field is cleared to 0 after the register has been read.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to 1.

### POWER, bit [0]

Power Status.

POWER	Meaning
0b0	The trace unit core power
	domain is not powered. All
	trace unit registers are not
	accessible and they all return
	an error response.
0b1	The trace unit core power
	domain is powered. Trace unit
	registers are accessible.

Access to this field is **RAO/WI**.

# **Accessing TRCPDSR**

External debugger accesses to this register are unaffected by the OS Lock.

### TRCPDSR can be accessed through the external debug interface:

Component	Offset	Instance
ETE	0x314	TRCPDSR

This interface is accessible as follows:

- When !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.