MVNI

Move inverted Immediate (vector). This instruction places the inverse of an immediate constant into every vector element of the destination SIMD&FP register.

Depending on the settings in the *CPACR_EL1*, *CPTR_EL2*, and *CPTR_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

16-bit shifted immediate (cmode == 10x0)

```
MVNI <Vd>.<T>, #<imm8>{, LSL #<amount>}
```

32-bit shifted immediate (cmode == 0xx0)

```
MVNI <Vd>.<T>, #<imm8>{, LSL #<amount>}
```

32-bit shifting ones (cmode == 110x)

```
MVNI <Vd>.<T>, #<imm8>, MSL #<amount>
integer rd = <u>UInt</u>(Rd);
constant integer datasize = 64 << UInt(Q);
bits(datasize) imm;
bits(64) imm64;
ImmediateOp operation;
case cmode:op of
    when '0xx01' operation = <u>ImmediateOp MVNI;</u>
when '0xx11' operation = <u>ImmediateOp BIC;</u>
when '10x01' operation = <u>ImmediateOp MVNI;</u>
    when '10x11' operation = ImmediateOp_BIC;
    when '110x1' operation = ImmediateOp_MVNI;
    when '1110x' operation = ImmediateOp_MOVI;
    when '11111'
         // FMOV Dn, #imm is in main FP instruction set
         if Q == '0' then UNDEFINED;
         operation = <u>ImmediateOp_MOVI;</u>
imm64 = AdvSIMDExpandImm(op, cmode, a:b:c:d:e:f:g:h);
imm = Replicate(imm64, datasize DIV 64);
```

Assembler Symbols

<Vd>

Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T>

For the 16-bit variant: is an arrangement specifier, encoded in "Q":

Q	<t></t>
0	4 H
1	8H

For the 32-bit variant: is an arrangement specifier, encoded in "Q":

Q	<t></t>
0	2S
1	4S

<1mm8>

Is an 8-bit immediate encoded in "a:b:c:d:e:f:g:h".

<amount>

For the 16-bit shifted immediate variant: is the shift amount encoded in "cmode<1>":

cmode<1>	<amount></amount>
0	0
1	8

defaulting to 0 if LSL is omitted.

For the 32-bit shifted immediate variant: is the shift amount encoded in "cmode<2:1>":

cmode<2:1>	<amount></amount>
00	0
01	8
10	16
11	24

defaulting to 0 if LSL is omitted.

For the 32-bit shifting ones variant: is the shift amount encoded in "cmode<0>":

cmode<0>	<amount></amount>
0	8
1	16

Operation

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand;
bits(datasize) result;

case operation of
   when ImmediateOp MOVI
       result = imm;
   when ImmediateOp MVNI
       result = NOT(imm);
   when ImmediateOp ORR
       operand = V[rd, datasize];
       result = operand OR imm;
   when ImmediateOp BIC
       operand = V[rd, datasize];
       result = operand AND NOT(imm);
```

Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> Instructions Instructions Instructions Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

<u>Sh</u> Pseu