AArch64
Instructions

Index by Encoding

External Registers

# TRBLIMITR\_EL1, Trace Buffer Limit Address Register

The TRBLIMITR EL1 characteristics are:

## **Purpose**

Defines the top address for the trace buffer, and controls the trace buffer modes and enable.

## **Configuration**

External register TRBLIMITR\_EL1 bits [63:0] are architecturally mapped to AArch64 System register TRBLIMITR EL1[63:0].

This register is present only when FEAT\_TRBE\_EXT is implemented. Otherwise, direct accesses to TRBLIMITR\_EL1 are res0.

TRBLIMITR EL1 is in the Core power domain.

## **Attributes**

TRBLIMITR\_EL1 is a 64-bit register.

# Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44	43 42 41 40 3	39 38 37	36 35	34 33 32
LIMIT				
LIMIT	RES0	XEnVN	1 TM	FM E
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12	11 10 9 8	7 6 5	4 3	2 1 0

#### LIMIT, bits [63:12]

Trace buffer Limit pointer address. (TRBLIMITR\_EL1.LIMIT << 12) is the address of the last byte in the trace buffer plus one. Bits [11:0] of the Limit pointer address are always zero. If the smallest implemented translation granule is not 4KB, then TRBLIMITR\_EL1[N-1:12] are res0, where N is the implementation defined value Log<sub>2</sub>(smallest implemented translation granule).

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

#### Bits [11:7]

Reserved, res0.

#### **XE, bit [6]**

Trace Buffer Unit External mode enable. Controls whether the Trace Buffer Unit is enabled when SelfHostedTraceEnabled() == FALSE.

XE	Meaning
0b0	Trace Buffer Unit is not enabled by
	this control.
0b1	If SelfHostedTraceEnabled() is
	FALSE, the Trace Buffer Unit is
	enabled.

If SelfHostedTraceEnabled() == TRUE, then TRBLIMITR\_EL1.E controls whether the Trace Buffer Unit is enabled.

All output is discarded by the Trace Buffer Unit when the Trace Buffer Unit is disabled.

The reset behavior of this field is:

• On a Cold reset, this field resets to 0.

#### **nVM**, bit [5]

Address mode.

$\mathbf{nVM}$	Meaning
0d0	The trace buffer pointers are virtual addresses.
0b1	The trace buffer pointers are:
	<ul> <li>Physical address in the owning security state if the owning translation regime has no stage 2 translation.</li> <li>Intermediate physical addresses in the owning security state if the owning translation regime has stage 2 translations.</li> </ul>

When SelfHostedTraceEnabled() == FALSE, the trace buffer pointers are always physical addresses.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

Accessing this field has the following behavior:

- When !SelfHostedTraceEnabled(), access to this field is **RES1**.
- Otherwise, access to this field is **RW**.

#### TM, bits [4:3]

Trigger mode.

TM	Meaning
0b00	Stop on trigger. Flush trace, then stop collection and set
	TRBSR_EL1.IRQ to 1 on Trigger Event.
0b01	IRQ on trigger. Continue collection and set
	TRBSR_EL1.IRQ to 1 on Trigger Event.
0b11	Ignore trigger. Continue collection and leave TRBSR_EL1.IRQ
	unchanged on Trigger Event.

All other values are reserved.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

#### FM, bits [2:1]

Trace buffer mode.

FM	Meaning
0b00	Fill mode. Stop collection and set
	TRBSR_EL1.IRQ to 1 on current
	write pointer wrap.
0b01	Wrap mode. Continue collection
	and set <u>TRBSR_EL1</u> .IRQ to 1 on
	current write pointer wrap.
0b11	Circular Buffer mode. Continue
	collection and leave
	TRBSR_EL1.IRQ unchanged on
	current write pointer wrap.

All other values are reserved.

The reset behavior of this field is:

• On a Cold reset, this field resets to an architecturally unknown value.

#### E, bit [0]

Trace Buffer Unit enable. Controls whether the Trace Buffer Unit is enabled when SelfHostedTraceEnabled() == TRUE.

E	Meaning
0b0	Trace Buffer Unit is not enabled by
	this control.
0b1	If SelfHostedTraceEnabled() is
	TRUE, the Trace Buffer Unit is
	enabled.

If FEAT\_TRBE\_EXT is implemented and SelfHostedTraceEnabled() == FALSE, then TRBLIMITR\_EL1.XE controls whether the Trace Buffer Unit is enabled.

If FEAT\_TRBE\_EXT is not implemented, then the Trace Buffer Unit is disabled when SelfHostedTraceEnabled() == FALSE.

All output is discarded by the Trace Buffer Unit when the Trace Buffer Unit is disabled.

The reset behavior of this field is:

• On a Warm reset, this field resets to 0.

## Accessing TRBLIMITR\_EL1

The PE might ignore a write to <u>TRBLIMITR\_EL1</u>, other than a write that modifies <u>TRBLIMITR\_EL1</u>.E or <u>TRBLIMITR\_EL1</u>.XE as appropriate, if any of the following apply:

- TRBLIMITR\_EL1.E == 1, and either FEAT\_TRBE\_EXT is not implemented or the Trace Buffer Unit is using Self-hosted mode.
- <u>TRBLIMITR\_EL1</u>.XE == 1, FEAT\_TRBE\_EXT is implemented, and the Trace Buffer Unit is using External mode.

## TRBLIMITR\_EL1 can be accessed through the external debug interface:

Component	Offset	Instance
TRBE	0x010	TRBLIMITR_EL1

This interface is accessible as follows:

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalTraceBufferAccess(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.