# AMCNTENCLR1, Activity Monitors Count Enable Clear Register 1

The AMCNTENCLR1 characteristics are:

### **Purpose**

Disable control bits for the auxiliary activity monitors event counters, AMEVCNTR1<n>.

### **Configuration**

External register AMCNTENCLR1 bits [31:0] are architecturally mapped to AArch64 System register <u>AMCNTENCLR1 EL0[31:0]</u>.

External register AMCNTENCLR1 bits [31:0] are architecturally mapped to AArch32 System register <u>AMCNTENCLR1[31:0]</u>.

It is implementation defined whether AMCNTENCLR1 is implemented in the Core power domain or in the Debug power domain.

This register is present only when FEAT\_AMUv1 is implemented. Otherwise, direct accesses to AMCNTENCLR1 are res0.

### **Attributes**

AMCNTENCLR1 is a 32-bit register.

# Field descriptions

31302928272625242322212019181716 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 RESO P15|P14|P13|P12|P11|P10|P9|P8|P7|P6|P5|P4|P3|P2|P1|P0|

#### Bits [31:16]

Reserved, res0.

#### P < n >, bit [n], for n = 15 to 0

Activity monitor event counter disable bit for <u>AMEVCNTR1<n></u>.

When N is less than 16, bits [15:N] are RAZ, where N is the value in AMCGCR.CG1NC.

Possible values of each bit are:

P <n></n>	Meaning
0b0	When read, means that
	$\underline{AMEVCNTR1 < n >}$ is disabled.
0b1	When read, means that
	AMEVCNTR1 < n >  is enabled.

The reset behavior of this field is:

• On an AMU reset, this field resets to 0.

## **Accessing AMCNTENCLR1**

If the number of auxiliary activity monitor event counters implemented is zero, reads of AMCNTENCLR1 are RAZ. Software must treat reserved accesses as res0. See 'Access requirements for reserved and unallocated registers'.

#### Note

The number of auxiliary activity monitor event counters implemented is zero exactly when  $\underline{AMCFGR}$ . NCG == 0b0000.

### AMCNTENCLR1 can be accessed through the memory-mapped interfaces:

Component	Offset	Instance
AMU	0xC24	AMCNTENCLR1

Accesses on this interface are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	External
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.