HFGITR_EL2, Hypervisor Fine-Grained Instruction Trap Register

The HFGITR EL2 characteristics are:

Purpose

Provides instruction trap controls.

Configuration

This register is present only when FEAT_FGT is implemented. Otherwise, direct accesses to HFGITR EL2 are undefined.

Attributes

HFGITR EL2 is a 64-bit register.

Field descriptions

63	62	61	60	59	58	57
	RES0		COSPRCTX	nGCSEPP	nGCSSTR_EL1	nGCSPUSHM_EI
TLBIVAAE1IS	TLBIASIDE1IS	TLBIVAE1IS	TLBIVMALLE1IS	TLBIRVAALE1OS	TLBIRVALE10S	TLBIRVAAE109
31	30	29	28	27	26	25

Bits [63:61]

Reserved, res0.

COSPRCTX, bit [60] When FEAT_SPECRES2 is implemented:

Trap execution of <u>COSP RCTX</u> at EL1 and EL0 using AArch64 and execution of <u>COSPRCTX</u> at EL0 using AArch32 when EL1 is using AArch64 to EL2.

COSPRCTX	Meaning
0b0	Execution of COSP RCTX at EL1 and EL0 using AArch64 and execution of COSPRCTX at EL0 using AArch32 is not trapped by this mechanism.

0b1

If EL2 is implemented and enabled in the current Security state, HCR_EL2. {E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or SCR_EL3. FGTEn == 1, then, unless the instruction generates a higher priority exception:

- Execution of <u>COSP</u>
 <u>RCTX</u> at EL1 and
 EL0 using AArch64 is
 trapped to EL2 and
 reported with EC
 syndrome value 0x18.
- Execution of <u>COSPRCTX</u> at EL0 using AArch32 is trapped to EL2 and reported with EC syndrome value 0x03.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nGCSEPP, bit [59] When FEAT_GCS is implemented:

Trap execution of multiple instructions. Enables a trap on execution at EL1 using AArch64 of any of the following AArch64 instructions to EL2:

- GCSPUSHX.
- GCSPOPCX.

nGCSEPP	Meaning

0b0	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution at EL1 using AArch64 of any of the specified instructions is trapped to EL2 and reported with EC syndrome value
	0x18, unless the instruction
	generates a higher priority exception.
0b1	Execution of the specified
	instructions is not trapped
	by this mechanism.

- On a Warm reset:
 - When EL3 is not implemented, this field resets to 0.
 - Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nGCSSTR_EL1, bit [58] When FEAT_GCS is implemented:

Trap execution of multiple instructions. Enables a trap on execution at EL1 using AArch64 of any of the following AArch64 instructions to EL2:

- GCSSTR.
- GCSSTTR when PSTATE. UAO is 1.
- GCSSTTR when EL2 is implemented and enabled in the current Security state and HCR_EL2. {NV,NV1} is {1,1}.

nGCSSTR_EL1 Meaning

If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution at EL1 using AArch64 of any of the specified instructions cause a GCS exception to EL2 and reported with EC syndrome value 0x2D, unless the instruction generates a higher priority exception. Ob1 Execution of the specified instructions is not trapped by this mechanism	and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution at EL1 using AArch64 of any of the specified instructions cause a GCS exception to EL2 and reported with EC syndrome value 0x2D, unless the instruction generates a higher priority exception. Ob1 Execution of the specified instructions	
machaniem	mechanism.	and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution at EL1 using AArch64 of any of the specified instructions cause a GCS exception to EL2 and reported with EC syndrome value 0x2D, unless the instruction generates a higher priority exception. Execution of the specified instructions is not trapped by this

- On a Warm reset:
 - \circ When EL3 is not implemented, this field resets to 0.
 - $^{\circ}$ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nGCSPUSHM_EL1, bit [57] When FEAT_GCS is implemented:

Trap execution of GCSPUSHM at EL1 using AArch64 to EL2.

nGCSPUSHM EL1 Meaning

0b0 0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEN == 1, then execution of GCSPUSHM at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher priority exception. Execution of GCSPUSHM is not trapped by this mechanism.

- On a Warm reset:
 - \circ When EL3 is not implemented, this field resets to 0.
 - \circ Otherwise, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

nBRBIALL, bit [56] When FEAT_BRBE is implemented:

Trap execution of **BRB IALL** at EL1 using AArch64 to EL2.

nBRBIALL Meaning

060	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution of BRB IALL at EL1 using AArch64 is trapped to EL2 and
	reported with EC syndrome value 0x18, unless the
	instruction generates a higher priority exception.
0b1	Execution of BRB IALL is not trapped by this mechanism.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

nBRBINJ, bit [55] When FEAT_BRBE is implemented:

Trap execution of **BRB INJ** at EL1 using AArch64 to EL2.

nBRBINJ	Meaning
0b0	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR EL3.FGTEn == 1, then
	execution of BRB INJ at EL1
	using AArch64 is trapped to
	EL2 and reported with EC
	syndrome value 0x18, unless
	the instruction generates a
	higher priority exception.
0b1	Execution of BRB INI is not
	trapped by this mechanism.

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

DCCVAC, bit [54]

Trap execution of multiple instructions. Enables a trap on execution at EL1 and EL0 using AArch64 of any of the following AArch64 instructions to EL2:

- DC CVAC.
- DC CGVAC, if FEAT MTE is implemented.
- DC CGDVAC, if FEAT MTE is implemented.

If the Point of Coherence is before any level of data cache, it is implementation defined whether the execution of the affected instruction is trapped when the value of this control is 1.

DCCVAC	Meaning
0b0	Execution of the instructions
	listed above is not trapped by
	this mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, <u>HCR EL2</u> .
	$\{E2H, TGE\} != \{1, \overline{1}\}, and$
	either EL3 is not
	implemented or
	SCR_{EL3} .FGTEn == 1, then
	execution at EL1 and EL0
	using AArch64 of any of the
	instructions listed above is
	trapped to EL2 and reported
	with EC syndrome value
	0x18, unless the instruction
	generates a higher priority
	exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

SVC EL1, bit [53]

Trap execution of SVC at EL1 using AArch64 to EL2.

SVC_EL1	Meaning
0b0	Execution of SVC is not
	trapped by this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution of SVC at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x15, unless
	the instruction generates a higher priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

SVC_EL0, bit [52]

Trap execution of SVC at ELO using AArch64 and execution of SVC at ELO using AArch32 when EL1 is using AArch64 to EL2.

SVC_EL0	Meaning
0b0	Execution of SVC at ELO
	using AArch64 and execution of SVC at EL0 using AArch32
	is not trapped by this mechanism.
0b1	If EL2 is implemented and enabled in the current Security state, HCR EL2. {E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or SCR EL3.FGTEn == 1, then, unless the instruction generates a higher priority exception:
	 Execution of SVC at EL0 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x15. Execution of SVC at EL0 using AArch32 is trapped to EL2 and reported with EC syndrome value 0x11.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

ERET, bit [51]

Trap execution of multiple instructions. Enables a trap on execution at EL1 using AArch64 of any of the following AArch64 instructions to EL2:

- ERET.
- ERETAA, if FEAT PAuth is implemented.
- ERETAB, if FEAT PAuth is implemented.

ERET	Meaning
0b0	Execution of the instructions
	listed above is not trapped by
	this mechanism.
0b1	If EL2 is implemented and
	enabled in the current Security
	state, and either EL3 is not
	implemented or <u>SCR_EL3</u> .FGTEn
	== 1, then execution at EL1
	using AArch64 of any of the
	instructions listed above is
	trapped to EL2 and reported
	with EC syndrome value $0 \times 1A$,
	unless the instruction generates
	a higher priority exception.

If EL2 is implemented and enabled in the current Security state, $\underline{\text{HCR_EL2}}.\text{API} == 0$, and this field enables a fine-grained trap on the instruction, then execution at EL1 using AArch64 of ERETAA or ERETAB instructions is trapped to EL2 and reported with EC syndrome value $0 \times 1 \text{A}$ with its associated ISS field, as the fine-grained trap has higher priority than the trap enabled by $\underline{\text{HCR_EL2}}.\text{API} == 0$.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

CPPRCTX, bit [50] When FEAT_SPECRES is implemented:

Trap execution of <u>CPP RCTX</u> at EL1 and EL0 using AArch64 and execution of <u>CPPRCTX</u> at EL0 using AArch32 when EL1 is using AArch64 to EL2.

CPPRCTX	Meaning
060	Execution of <u>CPP RCTX</u> at EL1 and EL0 using AArch64 and execution of <u>CPPRCTX</u> at EL0 using AArch32 is not trapped by this mechanism.
0b1	If EL2 is implemented and enabled in the current Security state, HCR_EL2. {E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then, unless the instruction generates a higher priority exception:
	 Execution of CPP RCTX at EL1 and EL0 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18. Execution of CPPRCTX at EL0 using AArch32 is trapped to EL2 and reported with EC syndrome value 0x03.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

DVPRCTX, bit [49] When FEAT_SPECRES is implemented:

Trap execution of <u>DVP RCTX</u> at EL1 and EL0 using AArch64 and execution of <u>DVPRCTX</u> at EL0 using AArch32 when EL1 is using AArch64 to EL2.

DVPRCTX	Meaning	

Execution of DVP RCTX at 0b0 EL1 and EL0 using AArch64 and execution of DVPRCTX at ELO using AArch32 is not trapped by this mechanism. If EL2 is implemented and 0b1 enabled in the current Security state, HCR EL2. {E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or SCR EL3.FGTEn == 1, then, unless the instruction generates a higher priority exception:

- Execution of DVP RCTX at EL1 and EL0 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18.
- Execution of <u>DVPRCTX</u> at EL0 using AArch32 is trapped to EL2 and reported with EC syndrome value 0x03.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

CFPRCTX, bit [48] When FEAT_SPECRES is implemented:

Trap execution of <u>CFP RCTX</u> at EL1 and EL0 using AArch64 and execution of <u>CFPRCTX</u> at EL0 using AArch32 when EL1 is using AArch64 to EL2.

CFPRCTX	Meaning	

0b0	Execution of CFP RCTX at EL1 and EL0 using AArch64 and execution of CFPRCTX at EL0 using AArch32 is not trapped by this mechanism.
0b1	If EL2 is implemented and enabled in the current Security state, HCR_EL2. {E2H, TGE} != {1, 1}, EL1 is using AArch64, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then, unless the instruction generates a higher priority exception:
	 Execution of CFP RCTX at EL1 and EL0 using AArch64 is trapped to EL2 and reported with EC syndrome value 0×18. Execution of CFPRCTX at EL0 using AArch32 is trapped to EL2 and

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

reported with EC syndrome value 0x03.

Otherwise:

Reserved, res0.

TLBIVAALE1, bit [47]

Trap execution of TLBI VAALE1 at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\frac{HCRX_EL2}{EL2}$.FGTnXS == 0, this field also traps execution of TLBI VAALE1NXS.

TLBIVAALE1	Meaning
0d0	Execution of <u>TLBI</u> <u>VAALE1</u> is not trapped by this mechanism.

0 lp 1	If EI 2 is implemented
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	SCR_{EL3} .FGTEn == 1,
	then execution of <u>TLBI</u>
	<u>VAALE1</u> at EL1 using
	AArch64 is trapped to
	EL2 and reported with
	EC syndrome value 0x18,
	unless the instruction
	generates a higher
	priority exception.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TLBIVALE1, bit [46]

Trap execution of <u>TLBI VALE1</u> at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI VALE1NXS.

TLBIVALE1	Meaning
0b0	Execution of TLBI VALE1
	is not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then execution of <u>TLBI</u>
	<u>VALE1</u> at EL1 using
	AArch64 is trapped to EL2
	and reported with EC
	syndrome value 0×18,
	unless the instruction
	generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TLBIVAAE1, bit [45]

Trap execution of <u>TLBI VAAE1</u> at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI VAAE1NXS.

TLBIVAAE1	Meaning
0b0	Execution of <u>TLBI VAAE1</u>
	is not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	\underline{SCR} EL3.FGTEn == 1,
	then execution of <u>TLBI</u>
	<u>VAAE1</u> at EL1 using
	AArch64 is trapped to EL2
	and reported with EC
	syndrome value 0x18,
	unless the instruction
	generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TLBIASIDE1, bit [44]

Trap execution of <u>TLBI ASIDE1</u> at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI ASIDE1NXS.

TLBIASIDE1	Meaning
0b0	Execution of <u>TLBI</u> <u>ASIDE1</u> is not trapped by
	this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution of TLBI ASIDE1 at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, upleas the instruction
	unless the instruction generates a higher
	priority exception.
	priority oxooption.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TLBIVAE1, bit [43]

Trap execution of <u>TLBI VAE1</u> at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and HCRX_EL2. FGTnXS == 0, this field also traps execution of TLBI VAE1NXS.

TLBIVAE1	Meaning
0b0	Execution of <u>TLBI VAE1</u> is
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then execution of <u>TLBI</u>
	VAE1 at EL1 using AArch64
	is trapped to EL2 and
	reported with EC syndrome
	value 0×18 , unless the
	instruction generates a
	higher priority exception.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TLBIVMALLE1, bit [42]

Trap execution of <u>TLBI VMALLE1</u> at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI VMALLE1NXS.

TLBIVMALLE1	Meaning
0b0	Execution of <u>TLBI</u>
	<u>VMALLE1</u> is not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	\underline{SCR}_{EL3} .FGTEn ==
	1, then execution of
	TLBI VMALLE1 at EL1
	using AArch64 is
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the instruction
	generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TLBIRVAALE1, bit [41] When FEAT_TLBIRANGE is implemented:

Trap execution of <u>TLBI RVAALE1</u> at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and <u>HCRX_EL2</u>.FGTnXS == 0, this field also traps execution of TLBI RVAALE1NXS.

TLBIRVAALE1	Meaning
0b0	Execution of <u>TLBI</u>
	<u>RVAALE1</u> is not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution of TLBI RVAALE1 at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIRVALE1, bit [40] When FEAT_TLBIRANGE is implemented:

Trap execution of TLBI RVALE1 at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI RVALE1NXS.

TLBIRVALE1	Meaning
000	Execution of <u>TLBI</u> <u>RVALE1</u> is not trapped
	by this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 . FGTEn == 1, then execution of TLBI RVALE1 at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction
	generates a higher
	priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIRVAAE1, bit [39] When FEAT_TLBIRANGE is implemented:

Trap execution of <u>TLBI RVAAE1</u> at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI RVAAE1NXS.

TLBIRVAAE1	Meaning
0b0	Execution of <u>TLBI</u>
	<u>RVAAE1</u> is not trapped
	by this mechanism.

01	b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution of TLBI RVAAE1 at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIRVAE1, bit [38] When FEAT_TLBIRANGE is implemented:

Trap execution of TLBI RVAE1 at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI RVAE1NXS.

TLBIRVAE1	Meaning
0b0	Execution of TLBI RVAE1
	is not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then execution of <u>TLBI</u>
	<u>RVAE1</u> at EL1 using
	AArch64 is trapped to EL2
	and reported with EC
	syndrome value 0x18,
	unless the instruction
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIRVAALE1IS, bit [37] When FEAT TLBIRANGE is implemented:

Trap execution of <u>TLBI RVAALE1IS</u> at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and HCRX_EL2.FGTnXS == 0, this field also traps execution of TLBI RVAALE1ISNXS.

TLBIRVAALE1IS	Meaning
0b0	Execution of TLBI
	RVAALE1IS is not
	trapped by this
	mechanism.
0b1	If EL2 is
	implemented and
	enabled in the
	current Security
	state, and either EL3
	is not implemented
	or <u>SCR_EL3</u> .FGTEn
	== 1, then execution
	of <u>TLBI RVAALE1IS</u>
	at EL1 using
	AArch64 is trapped
	to EL2 and reported
	with EC syndrome
	value 0×18, unless
	the instruction
	generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIRVALE1IS, bit [36] When FEAT TLBIRANGE is implemented:

Trap execution of <u>TLBI RVALE1IS</u> at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and <u>HCRX_EL2</u>.FGTnXS == 0, this field also traps execution of TLBI RVALE1ISNXS.

TLBIRVALE1IS	Meaning
0b0	Execution of <u>TLBI</u>
	<u>RVALE1IS</u> is not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	SCR_EL3.FGTEn ==
	1, then execution of
	TLBI RVALE1IS at EL1
	using AArch64 is
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the instruction
	generates a higher
	priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIRVAAE1IS, bit [35] When FEAT_TLBIRANGE is implemented:

Trap execution of <u>TLBI RVAAE1IS</u> at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and HCRX_EL2. FGTnXS == 0, this field also traps execution of TLBI RVAAE1ISNXS.

0b0	Execution of <u>TLBI</u>
	<u>RVAAE1IS</u> is not
	trapped by this
	mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	SCR EL3.FGTEn ==
	1, then execution of
	TLBI RVAAE1IS at
	EL1 using AArch64 is
	trapped to EL2 and
	reported with EC
	syndrome value 0×18,
	unless the instruction
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIRVAE1IS, bit [34] When FEAT_TLBIRANGE is implemented:

Trap execution of TLBI RVAE1IS at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI RVAE1ISNXS.

TLBIRVAE1IS	Meaning
0b0	Execution of TLBI
	RVAE1IS is not trapped
	by this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 . FGTEn == 1, then execution of TLBI RVAE1IS at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18 , unless the instruction generates a higher priority exception.
-----	---

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIVAALE1IS, bit [33]

Trap execution of <u>TLBI VAALE1IS</u> at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI VAALE1ISNXS.

TLBIVAALE1IS	Meaning
0b0	Execution of TLBI
	<u>VAALE1IS</u> is not
	trapped by this
	mechanism.

If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 .FGTEn ==		
1, then execution of TLBI VAALE1IS at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher priority exception.	0b1	and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution of TLBI VAALE1IS at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0×18, unless the instruction generates a higher

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TLBIVALE1IS, bit [32]

Trap execution of TLBI VALE1IS at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI VALE1ISNXS.

TLBIVALE1IS	Meaning
0b0	Execution of <u>TLBI</u>
	<u>VALE1IS</u> is not trapped
	by this mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then execution of <u>TLBI</u>
	<u>VALE1IS</u> at EL1 using
	AArch64 is trapped to
	EL2 and reported with
	EC syndrome value
	0×18 , unless the
	instruction generates a
	higher priority
	exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TLBIVAAE1IS, bit [31]

Trap execution of <u>TLBI VAAE1IS</u> at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI VAAE1ISNXS.

TLBIVAAE1IS	Meaning
0b0	Execution of <u>TLBI</u> <u>VAAE1IS</u> is not trapped by this mechanism.
0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution of TLBI VAAE1IS at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher priority exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TLBIASIDE1IS, bit [30]

Trap execution of <u>TLBI ASIDE1IS</u> at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI ASIDE1ISNXS.

TLBIASIDE1IS	Meaning
0b0	Execution of TLBI
	ASIDE1IS is not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn ==
	1, then execution of
	TLBI ASIDE1IS at EL1
	using AArch64 is
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the instruction
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TLBIVAE1IS, bit [29]

Trap execution of TLBI VAE1IS at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\frac{HCRX_EL2}{EL2}$.FGTnXS == 0, this field also traps execution of TLBI VAE1ISNXS.

TLBIVAE1IS	Meaning
0b0	Execution of <u>TLBI</u>
	<u>VAE1IS</u> is not trapped by
	this mechanism.
0b1	If EL2 is implemented
	and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then execution of <u>TLBI</u>
	<u>VAE1IS</u> at EL1 using
	AArch64 is trapped to
	EL2 and reported with
	EC syndrome value 0x18,
	unless the instruction
	generates a higher
	priority exception.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TLBIVMALLE1IS, bit [28]

Trap execution of <u>TLBI VMALLE1IS</u> at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI VMALLE1ISNXS.

TLBIVMALLE1IS	Meaning
0b0	Execution of TLBI
	VMALLE1IS is not
	trapped by this
	mechanism.
0b1	If EL2 is
	implemented and
	enabled in the
	current Security
	state, and either
	EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn ==
	1, then execution of
	TLBI VMALLE1IS at
	EL1 using AArch64
	is trapped to EL2
	and reported with
	EC syndrome value
	0x18, unless the
	instruction
	generates a higher
	priority exception.

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

TLBIRVAALE1OS, bit [27] When FEAT TLBIRANGE is implemented and FEAT TLBIOS is implemented:

Trap execution of <u>TLBI RVAALE1OS</u> at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and <u>HCRX_EL2</u>.FGTnXS == 0, this field also traps execution of TLBI RVAALE1OSNXS.

TLBIRVAALE10S	Meaning
0b0	Execution of <u>TLBI</u>
	<u>RVAALE1OS</u> is not
	trapped by this
	mechanism.

0b1	implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution of TLBI RVAALE1OS at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIRVALE1OS, bit [26] When FEAT_TLBIRANGE is implemented and FEAT_TLBIOS is implemented:

Trap execution of TLBI RVALE1OS at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI RVALE1OSNXS.

TLBIRVALE10S	Meaning
0b0	Execution of TLBI
	<u>RVALE1OS</u> is not
	trapped by this
	mechanism.

0b1	If EL2 is implemented
100	-
	and enabled in the
	current Security
	state, and either EL3
	is not implemented or
	$\underline{SCR}\underline{EL3}$.FGTEn ==
	1, then execution of
	TLBI RVALE1OS at
	EL1 using AArch64 is
	trapped to EL2 and
	reported with EC
	syndrome value 0x18,
	unless the instruction
	generates a higher
	priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIRVAAE1OS, bit [25] When FEAT_TLBIRANGE is implemented and FEAT_TLBIOS is implemented:

Trap execution of TLBI RVAAE1OS at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI RVAAE1OSNXS.

TLBIRVAAE10S	Meaning
0b0	Execution of <u>TLBI</u>
	<u>RVAAE1OS</u> is not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution of TLBI RVAAE1OS at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18,
	reported with EC
	syndrome value 0x18, unless the instruction
	generates a higher priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIRVAE1OS, bit [24] When FEAT_TLBIRANGE is implemented and FEAT_TLBIOS is implemented:

Trap execution of TLBI RVAE1OS at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI RVAE1OSNXS.

TLBIRVAE10S	Meaning
0b0	Execution of <u>TLBI</u>
	<u>RVAE1OS</u> is not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution of TLBI RVAE1OS at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher priority exception.
-----	---

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIVAALE1OS, bit [23] When FEAT_TLBIOS is implemented:

Trap execution of TLBI VAALE1OS at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI VAALE1OSNXS.

TLBIVAALE10S	Meaning
0b0	Execution of <u>TLBI</u>
	<u>VAALE1OS</u> is not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution of TLBI VAALE1OS at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher priority exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIVALE1OS, bit [22] When FEAT_TLBIOS is implemented:

Trap execution of TLBI VALE1OS at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI VALE1OSNXS.

TLBIVALE10S	Meaning
0b0	Execution of <u>TLBI</u>
	<u>VALE1OS</u> is not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the
	current Security state,
	and either EL3 is not
	implemented or
	$\underline{SCR}\underline{EL3}$.FGTEn == 1,
	then execution of <u>TLBI</u>
	<u>VALE1OS</u> at EL1 using
	AArch64 is trapped to
	EL2 and reported with
	EC syndrome value
	0x18, unless the
	instruction generates a
	higher priority
	exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIVAAE1OS, bit [21] When FEAT_TLBIOS is implemented:

Trap execution of TLBI VAAE1OS at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\frac{HCRX_EL2}{EL2}$.FGTnXS == 0, this field also traps execution of TLBI VAAE1OSNXS.

TLBIVAAE10S	Meaning
0b0	Execution of TLBI
	<u>VAAE1OS</u> is not
	trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution of TLBI VAAE1OS at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIASIDE1OS, bit [20] When FEAT_TLBIOS is implemented:

Trap execution of TLBI ASIDE1OS at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI ASIDE1OSNXS.

TLBIASIDE10S	Meaning
0b0	Execution of TLBI
	ASIDE1OS is not
	trapped by this
	mechanism.

and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution of TLBI ASIDE1OS at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher		
is not implemented or SCR_EL3.FGTEn == 1, then execution of TLBI ASIDE1OS at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher	0b1	current Security
SCR_EL3.FGTEn == 1, then execution of TLBI ASIDE1OS at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher		•
1, then execution of TLBI ASIDE1OS at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher		±
TLBI ASIDE1OS at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher		
EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher		1, then execution of
trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher		TLBI ASIDE1OS at
reported with EC syndrome value 0x18, unless the instruction generates a higher		EL1 using AArch64 is
syndrome value 0x18, unless the instruction generates a higher		trapped to EL2 and
unless the instruction generates a higher		reported with EC
generates a higher		syndrome value 0x18,
5		unless the instruction
		generates a higher
priority exception.		priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIVAE1OS, bit [19] When FEAT_TLBIOS is implemented:

Trap execution of TLBI VAE1OS at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI VAE1OSNXS.

TLBIVAE10S	Meaning
0b0	Execution of <u>TLBI</u>
	<u>VAE1OS</u> is not trapped
	by this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3 . FGTEn == 1, then execution of TLBI VAE1OS at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18 , unless the instruction generates a higher priority exception.
-----	---

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

TLBIVMALLE1OS, bit [18] When FEAT_TLBIOS is implemented:

Trap execution of <u>TLBI VMALLE1OS</u> at EL1 using AArch64 to EL2.

If FEAT_XS is implemented and $\underline{HCRX_EL2}$.FGTnXS == 0, this field also traps execution of TLBI VMALLE1OSNXS.

TLBIVMALLE10S	Meaning
0b0	Execution of TLBI
	<u>VMALLE1OS</u> is not
	trapped by this
	mechanism.

	TO TT 0 .
0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution of TLBI VMALLE1OS at EL1 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher priority exception.

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

ATS1E1WP, bit [17] When FEAT_PAN2 is implemented:

Trap execution of <u>AT S1E1WP</u> at EL1 using AArch64 to EL2.

ATS1E1WP	Meaning
0b0	Execution of <u>AT S1E1WP</u>
	is not trapped by this
	mechanism.

0b1	If EL2 is implemented and
0.01	enabled in the current
	Security state, and either
	EL3 is not implemented or
	\underline{SCR} $\underline{EL3}$. $\underline{FGTEn} == 1$,
	then execution of AT
	S1E1WP at EL1 using
	AArch64 is trapped to EL2
	and reported with EC
	syndrome value 0x18,
	unless the instruction
	generates a higher priority
	exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

ATS1E1RP, bit [16] When FEAT_PAN2 is implemented:

Trap execution of AT S1E1RP at EL1 using AArch64 to EL2.

ATS1E1RP	Meaning
0d0	Execution of <u>AT S1E1RP</u> is
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then execution of <u>AT</u>
	S1E1RP at EL1 using
	AArch64 is trapped to EL2
	and reported with EC
	syndrome value 0x18,
	unless the instruction
	generates a higher priority
	exception.

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

ATS1E0W, bit [15]

Trap execution of AT S1E0W at EL1 using AArch64 to EL2.

ATS1E0W	Meaning
0b0	Execution of <u>AT S1E0W</u> is
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1, then
	execution of <u>AT S1E0W</u> at
	EL1 using AArch64 is
	trapped to EL2 and
	reported with EC syndrome
	value 0×18 , unless the
	instruction generates a
	higher priority exception.

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

ATS1EOR, bit [14]

Trap execution of AT S1E0R at EL1 using AArch64 to EL2.

ATS1E0R	Meaning
0b0	Execution of <u>AT S1E0R</u> is not
	trapped by this mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1, then
	execution of <u>AT S1E0R</u> at
	EL1 using AArch64 is
	trapped to EL2 and reported
	with EC syndrome value
	0×18 , unless the instruction
	generates a higher priority
	exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

ATS1E1W, bit [13]

Trap execution of <u>AT S1E1W</u> at EL1 using AArch64 to EL2.

ATS1E1W	Meaning
0b0	Execution of <u>AT S1E1W</u> is
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1, then
	execution of <u>AT S1E1W</u> at
	EL1 using AArch64 is
	trapped to EL2 and
	reported with EC syndrome
	value 0×18 , unless the
	instruction generates a
	higher priority exception.

The reset behavior of this field is:

 \bullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

ATS1E1R, bit [12]

Trap execution of <u>AT S1E1R</u> at EL1 using AArch64 to EL2.

ATS1E1R	Meaning
0b0	Execution of <u>AT S1E1R</u> is not
	trapped by this mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	SCR_{EL3} .FGTEn == 1, then
	execution of <u>AT S1E1R</u> at
	EL1 using AArch64 is
	trapped to EL2 and reported
	with EC syndrome value
	0×18 , unless the instruction
	generates a higher priority
	exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

DCZVA, bit [11]

Trap execution of multiple instructions. Enables a trap on execution at EL1 and EL0 using AArch64 of any of the following AArch64 instructions to EL2:

- DC ZVA.
- DC GVA, if FEAT MTE is implemented.
- DC GZVA, if FEAT MTE is implemented.

Note

Unlike <u>HCR_EL2</u>.TDZ, this field has no effect on <u>DCZID_EL0</u>.DZP.

DCZVA	Meaning
0b0	Execution of the instructions
	listed above is not trapped by
	this mechanism.
0b1	If EL2 is implemented and
	enabled in the current Security
	state, HCR EL2. {E2H, TGE}!
	$= \{1, 1\}$, and either EL3 is not
	implemented or
	SCR_{EL3} .FGTEn == 1, then
	execution at EL1 and EL0
	using AArch64 of any of the
	instructions listed above is
	trapped to EL2 and reported
	with EC syndrome value $0x18$,
	unless the instruction
	generates a higher priority
	exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

DCCIVAC, bit [10]

Trap execution of multiple instructions. Enables a trap on execution at EL1 and EL0 using AArch64 of any of the following AArch64 instructions to EL2:

• DC CIVAC.

- <u>DC CIGVAC</u>, if FEAT MTE is implemented.
- DC CIGDVAC, if FEAT MTE is implemented.

If the Point of Coherence is before any level of data cache, it is implementation defined whether the execution of the affected instruction is trapped when the value of this control is 1.

DCCIVAC	Meaning
0b0	Execution of the instructions
	listed above is not trapped
	by this mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, <u>HCR_EL2</u> .
	$\{E2H, TGE\} != \{1, 1\}, and$
	either EL3 is not
	implemented or
	SCR_{EL3} .FGTEn == 1, then
	execution at EL1 and EL0
	using AArch64 of any of the
	instructions listed above is
	trapped to EL2 and reported
	with EC syndrome value
	0x18, unless the instruction
	·
	generates a higher priority
	exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

DCCVADP, bit [9] When FEAT DPB2 is implemented:

Trap execution of multiple instructions. Enables a trap on execution at EL1 and EL0 using AArch64 of any of the following AArch64 instructions to EL2:

- DC CVADP.
- DC CGVADP, if FEAT MTE is implemented.
- DC CGDVADP, if FEAT MTE is implemented.

If the Point of Deep Persistence is before any level of data cache, it is implementation defined whether the execution of the affected instruction is trapped when the value of this control is 1.

DCCVADP	Meaning
0b0	Execution of the
	instructions listed above is
	not trapped by this
	mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, HCR_EL2. {E2H, TGE} != {1, 1}, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution at EL1 and EL0 using AArch64 of any of the instructions listed above is trapped to EL2 and reported with EC syndrome value 0x18, unless the
	instruction generates a higher priority exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Otherwise:

Reserved, res0.

DCCVAP, bit [8]

Trap execution of multiple instructions. Enables a trap on execution at EL1 and EL0 using AArch64 of any of the following AArch64 instructions to EL2:

- DC CVAP.
- DC CGVAP, if FEAT_MTE is implemented.
- DC CGDVAP, if FEAT MTE is implemented.

If the Point of Persistence is before any level of data cache, it is implementation defined whether the execution of the affected instruction is trapped when the value of this control is 1.

DCCVAP	Meaning
0b0	Execution of the instructions listed above is not trapped by
	this mechanism.

If EL2 is implemented and
enabled in the current
Security state, <u>HCR_EL2</u> .
$\{E2H, TGE\} != \{1, 1\}, and$
either EL3 is not
implemented or
SCR EL3.FGTEn == 1, then
execution at EL1 and EL0
using AArch64 of any of the
instructions listed above is
trapped to EL2 and reported
with EC syndrome value
0x18, unless the instruction
generates a higher priority
exception.

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

DCCVAU, bit [7]

Trap execution of DC CVAU at EL1 and EL0 using AArch64 to EL2.

If the Point of Unification is before any level of data cache, it is implementation defined whether the execution of the affected instruction is trapped when the value of this control is 1.

DCCVAU	Meaning
0b0	Execution of <u>DC CVAU</u> is not
	trapped by this mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, <u>HCR_EL2</u> .
	$\{E2H, TGE\} != \{1, 1\}, and$
	either EL3 is not
	implemented or
	SCR_{EL3} .FGTEn == 1, then
	execution of <u>DC CVAU</u> at EL1
	and EL0 using AArch64 is
	trapped to EL2 and reported
	with EC syndrome value
	0×18 , unless the instruction
	generates a higher priority
	exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

DCCISW, bit [6]

Trap execution of multiple instructions. Enables a trap on execution at EL1 using AArch64 of any of the following AArch64 instructions to EL2:

- DC CISW.
- DC CIGSW, if FEAT MTE2 is implemented.
- DC CIGDSW, if FEAT_MTE2 is implemented.

DCCISW	Meaning
0b0	Execution of the instructions
	listed above is not trapped by
	this mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either EL3
	is not implemented or
	SCR_{EL3} .FGTEn == 1, then
	execution at EL1 using
	AArch64 of any of the
	instructions listed above is
	trapped to EL2 and reported
	with EC syndrome value
	0x18, unless the instruction
	generates a higher priority
	exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

DCCSW, bit [5]

Trap execution of multiple instructions. Enables a trap on execution at EL1 using AArch64 of any of the following AArch64 instructions to EL2:

- DC CSW.
- DC CGSW, if FEAT MTE2 is implemented.
- DC CGDSW, if FEAT MTE2 is implemented.

DCCSW	Meaning
0b0	Execution of the instructions
	listed above is not trapped by
	this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution at EL1 using AArch64 of any of the instructions listed above is trapped to EL2 and reported with EC syndrome value 0x18,
	unless the instruction
	generates a higher priority
	exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

DCISW, bit [4]

Trap execution of multiple instructions. Enables a trap on execution at EL1 using AArch64 of any of the following AArch64 instructions to EL2:

- DC ISW.
- DC IGSW, if FEAT MTE2 is implemented.
- DC IGDSW, if FEAT MTE2 is implemented.

DOTOM	3.6
DCISW	Meaning
0b0	Execution of the instructions
	listed above is not trapped by
	this mechanism.
0b1	If EL2 is implemented and
	enabled in the current Security
	state, and either EL3 is not
	implemented or
	$\underline{SCR_EL3}$.FGTEn == 1, then
	execution at EL1 using
	AArch64 of any of the
	instructions listed above is
	trapped to EL2 and reported
	with EC syndrome value $0x18$,
	unless the instruction
	generates a higher priority
	exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

DCIVAC, bit [3]

Trap execution of multiple instructions. Enables a trap on execution at EL1 using AArch64 of any of the following AArch64 instructions to EL2:

- DC IVAC.
- DC IGVAC, if FEAT MTE2 is implemented.
- <u>DC IGDVAC</u>, if FEAT MTE2 is implemented.

If the Point of Coherence is before any level of data cache, it is implementation defined whether the execution of the affected instruction is trapped when the value of this control is 1.

DCIVAC	Meaning
0b0	Execution of the instructions
	listed above is not trapped by
	this mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either EL3
	is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1, then
	execution at EL1 using
	AArch64 of any of the
	instructions listed above is
	trapped to EL2 and reported
	with EC syndrome value 0×18 ,
	unless the instruction
	generates a higher priority
	exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

ICIVAU, bit [2]

Trap execution of <u>IC IVAU</u> at EL1 and EL0 using AArch64 to EL2.

If the Point of Unification is before any level of data cache, it is implementation defined whether the execution of the affected instruction is trapped when the value of this control is 1.

ICIVAU	Meaning
0b0	Execution of <u>IC IVAU</u> is not
	trapped by this mechanism.

0b1	If EL2 is implemented and enabled in the current Security state, HCR_EL2.{E2H, TGE}! = {1, 1}, and either EL3 is not implemented or SCR_EL3.FGTEn == 1, then execution of IC IVAU at EL1 and EL0 using AArch64 is trapped to EL2 and reported with EC syndrome value 0x18, unless the instruction generates a higher priority
	exception.

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

ICIALLU, bit [1]

Trap execution of <u>IC IALLU</u> at EL1 using AArch64 to EL2.

If the Point of Unification is before any level of data cache, it is implementation defined whether the execution of the affected instruction is trapped when the value of this control is 1.

ICIALLU	Meaning
0b0	Execution of <u>IC IALLU</u> is not
	trapped by this mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either EL3
	is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1, then
	execution of <u>IC IALLU</u> at EL1
	using AArch64 is trapped to
	EL2 and reported with EC
	syndrome value 0x18, unless
	the instruction generates a
	higher priority exception.

The reset behavior of this field is:

ullet On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

ICIALLUIS, bit [0]

Trap execution of IC IALLUIS at EL1 using AArch64 to EL2.

If the Point of Unification is before any level of data cache, it is implementation defined whether the execution of the affected instruction is trapped when the value of this control is 1.

TOTALLIE	N.C
ICIALLUIS	Meaning
0b0	Execution of <u>IC IALLUIS</u> is
	not trapped by this
	mechanism.
0b1	If EL2 is implemented and
	enabled in the current
	Security state, and either
	EL3 is not implemented or
	$\underline{SCR_EL3}$.FGTEn == 1,
	then execution of <u>IC</u>
	<u>IALLUIS</u> at EL1 using
	AArch64 is trapped to EL2
	and reported with EC
	syndrome value 0x18,
	unless the instruction
	generates a higher priority
	exception.

The reset behavior of this field is:

• On a Warm reset, in a system where the PE resets into EL2, this field resets to 0.

Accessing HFGITR_EL2

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, HFGITR_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b110

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        X[t, 64] = NVMem[0x1C8];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
```

```
when SDD == '1'" && SCR EL3.FGTEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR EL3.FGTEn == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = HFGITR\_EL2;
elsif PSTATE.EL == EL3 then
    X[t, 64] = HFGITR\_EL2;
```

MSR HFGITR EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0001	0b0001	0b110

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV> == '11' then
        NVMem[0x1C8] = X[t, 64];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && SCR EL3.FGTEn == '0' then
        UNDEFINED;
    elsif HaveEL(EL3) && SCR_EL3.FGTEn == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
        HFGITR\_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    HFGITR\_EL2 = X[t, 64];
```

AArch32 Registers AArch64 Registers

AArch32 Instructions Instructions

AArch64

Index by Encoding

External Registers

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.