

## TRCSSPCICR<n>, Single-shot Processing Element Comparator Input Control Register <n>, n = 0 - 7

The TRCSSPCICR<n> characteristics are:

### Purpose

Returns the status of the corresponding Single-shot Comparator Control.

### Configuration

External register TRCSSPCICR<n> bits [31:0] are architecturally mapped to AArch64 System register [TRCSSPCICR<n>\[31:0\]](#).

This register is present only when FEAT\_ETE is implemented, FEAT\_TRC\_EXT is implemented,  $\text{UInt}(\text{TRCIDR4.NUMSSCC}) > n$ ,  $\text{UInt}(\text{TRCIDR4.NUMPC}) > 0$  and  $\text{TRCSSCSR}<n>.\text{PC} == 1$ . Otherwise, direct accesses to TRCSSPCICR<n> are res0.

### Attributes

TRCSSPCICR<n> is a 32-bit register.

### Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RES0																								PC[7]	PC[6]	PC[5]	PC[4]	PC[3]	PC[2]	PC[1]	PC[0]

#### Bits [31:8]

Reserved, res0.

#### PC[<m>], bit [m], for m = 7 to 0

Selects one or more PE Comparator Inputs for Single-shot control.

PC[<m>]	Meaning
0b0	The single PE Comparator Input <m>, is not selected as for Single-shot control.
0b1	The single PE Comparator Input <m>, is selected as for Single-shot control.

This bit is res0 if  $m \geq$  [TRCIDR4](#).NUMPC.

The reset behavior of this field is:

- On a Trace unit reset, this field resets to an architecturally unknown value.

## Accessing TRCSSPCICR<n>

Must be programmed if implemented and any [TRCRSCTLR<a>](#).GROUP == 0b0011 and [TRCRSCTLR<a>](#).SINGLE\_SHOT[n] == 1.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

Reads from this register might return an unknown value if the trace unit is not in either of the Idle or Stable states.

**TRCSSPCICR<n> can be accessed through the external debug interface:**

Component	Offset	Instance
ETE	$0x2C0 + (4 * n)$	TRCSSPCICR<n>

This interface is accessible as follows:

- When OSLockStatus(), or !AllowExternalTraceAccess() or !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

---

[AArch32  
Registers](#)

[AArch64  
Registers](#)

[AArch32  
Instructions](#)

[AArch64  
Instructions](#)

[Index by  
Encoding](#)

[External  
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.