# PMMIR, Performance Monitors Machine Identification Register

The PMMIR characteristics are:

# **Purpose**

Describes Performance Monitors parameters specific to the implementation.

## **Configuration**

This register is present only when FEAT\_PMUv3\_EXT is implemented and FEAT\_PMUv3p4 is implemented. Otherwise, direct accesses to PMMIR are res0.

PMMIR is in the Core power domain.

## **Attributes**

PMMIR is a:

- 64-bit register when FEAT PMUv3 EXT64 is implemented
- 32-bit register otherwise

This register is part of the **PMU** block.

# Field descriptions

## When FEAT\_PMUv3\_EXT64 is implemented:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RES0												
RES0	EDGE	THWIDTH	BUS_WIDT	H BUS_	SLOTS			S	LOT	S		
31 30 29 28	27 26 25 24	23 22 21 20	19 18 17 16	15 14 13 12	2 11 10 9	8 7	<sup>'</sup> 6	5	4 3	2	1	$\overline{0}$

#### Bits [63:28]

Reserved, res0.

### **EDGE, bits [27:24]**

PMU event edge detection. Indicates implementation of the FEAT PMUv3 EDGE feature.

Meaning
ľ

0b0000	FEAT_PMUv3_EDGE is not
	implemented.
0b0001	FEAT PMUv3 EDGE is
	implemented.

All other values are reserved.

This field has an implementation defined value.

Access to this field is **RO**.

## **THWIDTH, bits [23:20]**

PMU.PMEVTYPER<n>.TH width. Indicates implementation of the FEAT\_PMUv3\_TH feature, and, if implemented, the size of the PMU.PMEVTYPER<n>.TH field.

THWIDTH	Meaning
0b0000	FEAT_PMUv3_TH is not
	implemented.
0b0001	1 bit.
	PMU.PMEVTYPER <n>.TH[11:1]</n>
	are res0.
0b0010	2 bits.
	PMU.PMEVTYPER <n>.TH[11:2]</n>
	are res0.
0b0011	3 bits.
	PMU.PMEVTYPER <n>.TH[11:3] are res0.</n>
0b0100	4 bits.
001000	PMU.PMEVTYPER <n>.TH[11:4]</n>
	are res0.
0b0101	5 bits.
020101	PMU.PMEVTYPER <n>.TH[11:5]</n>
	are res0.
0b0110	6 bits.
	PMU.PMEVTYPER <n>.TH[11:6]</n>
	are res0.
0b0111	7 bits.
	PMU.PMEVYPETR <n>.TH[11:7]</n>
	are res0.
0b1000	8 bits.
	PMU.PMEVTYPER <n>.TH[11:8] are res0.</n>
0b1001	9 bits.
100100	PMU.PMEVTYPER <n>.TH[11:9]</n>
	are res0.
0b1010	10 bits.
0.2.2.0.2.0	PMU.PMEVTYPER <n>.TH[11:10]</n>
	are res0.

0b1011	11 bits.
	PMU.PMEVTYPER <n>.TH[11] is</n>
	res0.
0b1100	12 bits.

All other values are reserved.

If FEAT PMUv3 TH is not implemented, this field is zero.

Otherwise, the largest value that can be written to PMU.PMEVTYPER<n>.TH is 2<sup>(PMMIR.THWIDTH)</sup> minus one.

This field has an implementation defined value.

Access to this field is **RO**.

#### **BUS WIDTH, bits [19:16]**

Bus width. Indicates the number of bytes each BUS\_ACCESS event relates to. Encoded as Log<sub>2</sub>(number of bytes), plus one.

BUS_WIDTH	Meaning
000000	The information is not available.
0b0011	Four bytes.
0b0100	8 bytes.
0b0101	16 bytes.
0b0110	32 bytes.
0b0111	64 bytes.
0b1000	128 bytes.
0b1001	256 bytes.
0b1010	512 bytes.
0b1011	1024 bytes.
0b1100	2048 bytes.

All other values are reserved.

Each transfer is up to this number of bytes. An access might be smaller than the bus width.

When this field is nonzero, each access counted by BUS\_ACCESS is at most BUS\_WIDTH bytes. An implementation might treat a wide bus as multiple narrower buses, such that a wide access on the bus increments the BUS ACCESS counter by more than one.

This field has an implementation defined value.

Access to this field is **RO**.

#### BUS SLOTS, bits [15:8]

Bus count. The largest value by which the BUS\_ACCESS event might increment in a single BUS\_CYCLES cycle.

When this field is nonzero, the largest value by which the BUS\_ACCESS event might increment in a single BUS\_CYCLES cycle is BUS\_SLOTS.

If the bus count information is not available, this field will read as zero.

This field has an implementation defined value.

Access to this field is **RO**.

#### SLOTS, bits [7:0]

Operation width. The largest value by which the STALL\_SLOT event might increment in a single cycle. If the STALL\_SLOT event is not implemented, this field might read as zero.

This field has an implementation defined value.

Access to this field is **RO**.

### Otherwise:

31 30 29 28	27 26 25 24	23 22 21 20 19 1	.8 17 16 15	5 14 13 12 11 10 9	8	7 6	5	4	3	2	1	0
RES0	EDGE	THWIDTH BUS	WIDTH	BUS SLOTS			-	SLC	TS	5		

#### Bits [31:28]

Reserved, res0.

#### **EDGE, bits [27:24]**

PMU event edge detection. Indicates implementation of the FEAT PMUv3 EDGE feature.

<b>EDGE</b>	Meaning
0b0000	FEAT_PMUv3_EDGE is not
	implemented.
0b0001	FEAT_PMUv3_EDGE is
	implemented.

All other values are reserved.

This field has an implementation defined value.

Access to this field is **RO**.

### **THWIDTH, bits [23:20]**

PMU.PMEVTYPER<n>.TH width. Indicates implementation of the FEAT\_PMUv3\_TH feature, and, if implemented, the size of the PMU.PMEVTYPER<n>.TH field.

THWIDTH	Meaning
0b0000	FEAT PMUv3 TH is not
	implemented.
0b0001	1 bit.
	PMU.PMEVTYPER <n>.TH[11:1]</n>
	are res0.
0b0010	2 bits.
	PMU.PMEVTYPER <n>.TH[11:2]</n>
01.0044	are res0.
0b0011	3 bits. PMU.PMEVTYPER <n>.TH[11:3]</n>
	are res0.
0b0100	4 bits.
00100	PMU.PMEVTYPER <n>.TH[11:4]</n>
	are res0.
0b0101	5 bits.
	PMU.PMEVTYPER <n>.TH[11:5]</n>
	are res0.
0b0110	6 bits.
	PMU.PMEVTYPER <n>.TH[11:6]</n>
01.04.4	are res0.
0b0111	7 bits. PMU.PMEVYPETR <n>.TH[11:7]</n>
	are res0.
0b1000	8 bits.
001000	PMU.PMEVTYPER <n>.TH[11:8]</n>
	are res0.
0b1001	9 bits.
	PMU.PMEVTYPER <n>.TH[11:9]</n>
	are res0.
0b1010	10 bits.
	PMU.PMEVTYPER <n>.TH[11:10]</n>
051011	are res0. 11 bits.
0b1011	PMU.PMEVTYPER <n>.TH[11] is</n>
	res0.
0b1100	12 bits.

All other values are reserved.

If FEAT\_PMUv3\_TH is not implemented, this field is zero.

Otherwise, the largest value that can be written to PMU.PMEVTYPER<n>.TH is 2<sup>(PMMIR.THWIDTH)</sup> minus one.

This field has an implementation defined value.

Access to this field is **RO**.

#### **BUS\_WIDTH, bits [19:16]**

Bus width. Indicates the number of bytes each BUS\_ACCESS event relates to. Encoded as Log<sub>2</sub>(number of bytes), plus one.

BUS_WIDTH	Meaning
000000	The information is not available.
0b0011	Four bytes.
0b0100	8 bytes.
0b0101	16 bytes.
0b0110	32 bytes.
0b0111	64 bytes.
0b1000	128 bytes.
0b1001	256 bytes.
0b1010	512 bytes.
0b1011	1024 bytes.
0b1100	2048 bytes.

All other values are reserved.

Each transfer is up to this number of bytes. An access might be smaller than the bus width.

When this field is nonzero, each access counted by BUS\_ACCESS is at most BUS\_WIDTH bytes. An implementation might treat a wide bus as multiple narrower buses, such that a wide access on the bus increments the BUS\_ACCESS counter by more than one.

This field has an implementation defined value.

Access to this field is **RO**.

## BUS\_SLOTS, bits [15:8]

Bus count. The largest value by which the BUS\_ACCESS event might increment in a single BUS\_CYCLES cycle.

When this field is nonzero, the largest value by which the BUS\_ACCESS event might increment in a single BUS\_CYCLES cycle is BUS\_SLOTS.

If the bus count information is not available, this field will read as zero.

This field has an implementation defined value.

Access to this field is **RO**.

#### **SLOTS**, bits [7:0]

Operation width. The largest value by which the STALL\_SLOT event might increment in a single cycle. If the STALL\_SLOT event is not implemented, this field might read as zero.

This field has an implementation defined value.

Access to this field is **RO**.

## **Accessing PMMIR**

If the Core power domain is off or in a low-power state, access on this interface returns an Error.

Accesses to this register use the following encodings:

When FEAT\_PMUv3\_EXT64 is implemented or FEAT\_PMUv3p9 is implemented

[63:0] Accessible at offset 0xE40 from PMU

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

When FEAT\_PMUv3\_EXT32 is implemented and FEAT\_PMUv3p9 is not implemented

[31:0] Accessible at offset 0xE40 from PMU

- When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.