FCMGT (register)

Floating-point Compare Greater than (vector). This instruction reads each floating-point value in the first source SIMD&FP register and if the value is greater than the corresponding floating-point value in the second source SIMD&FP register sets every bit of the corresponding vector element in the destination SIMD&FP register to one, otherwise sets every bit of the corresponding vector element in the destination SIMD&FP register to zero. This instruction can generate a floating-point exception. Depending on the settings in *FPCR*, the exception results in either a flag being set in *FPSR*, or a synchronous exception being generated. For more information, see *Floating-point exception traps*.

Depending on the settings in the *CPACR_EL1*, *CPTR_EL2*, and *CPTR_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 4 classes: <u>Scalar half precision</u>, <u>Scalar single-precision</u> and <u>double-precision</u>, <u>Vector half precision</u> and <u>Vector single-precision</u> and <u>double-precision</u>

Scalar half precision (FEAT_FP16)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 1 1 1 1 1 1 0 1 0 Rm 0 0 1 0 0 1 Rn Rd

U F ac
```

FCMGT <Hd>, <Hn>, <Hm>

```
if !IsFeatureImplemented(FEAT_FP16) then UNDEFINED;
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
constant integer esize = 16;
constant integer datasize = esize;
integer elements = 1;
CompareOp cmp;
boolean abs;

case E:U:ac of
   when '000' cmp = CompareOp EQ; abs = FALSE;
   when '010' cmp = CompareOp GE; abs = FALSE;
   when '011' cmp = CompareOp GE; abs = TRUE;
   when '110' cmp = CompareOp GT; abs = FALSE;
   when '111' cmp = CompareOp GT; abs = TRUE;
   otherwise UNDEFINED;
```

Scalar single-precision and double-precision

31 30 29 28 27	26 25 24 23 22	21 20 19 18 17 16	15 14 13 12 11 1	<u> </u>	4 3 2 1 0
0 1 1 1 1	1 1 0 1 sz	1 Rm	1 1 1 0 0 1	. Rn	Rd

FCMGT <V><d>, <V><n>, <V><m>

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
constant integer esize = 32 << UInt(sz);
constant integer datasize = esize;
integer elements = 1;
CompareOp cmp;
boolean abs;

case E:U:ac of
   when '000' cmp = CompareOp EQ; abs = FALSE;
   when '010' cmp = CompareOp GE; abs = FALSE;
   when '011' cmp = CompareOp GE; abs = TRUE;
   when '110' cmp = CompareOp GT; abs = FALSE;
   when '111' cmp = CompareOp GT; abs = TRUE;
   otherwise UNDEFINED;</pre>
```

Vector half precision (FEAT_FP16)

31 30 29 28 27 2	6 25 24 23 22 21 2	19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1	0
0 Q 1 0 1 1	1 0 1 1 0	Rm 0 0 1 0 0 1 Rn Rd	
U	E	ac	

FCMGT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```
if !IsFeatureImplemented(FEAT_FP16) then UNDEFINED;
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
constant integer esize = 16;
constant integer datasize = 64 << <u>UInt(Q);</u>
integer elements = datasize DIV esize;
CompareOp cmp;
boolean abs;
case E:U:ac of
    when '000' cmp = CompareOp EQ; abs = FALSE;
    when '010' cmp = CompareOp GE; abs = FALSE;
    when '011' cmp = <a href="CompareOp_GE">CompareOp_GE</a>; abs = TRUE;
    when '110' cmp = CompareOp GT; abs = FALSE;
    when '111' cmp = <a href="CompareOp GT">CompareOp GT</a>; abs = TRUE;
    otherwise UNDEFINED;
```

Vector single-precision and double-precision

31 30 29 28 27	26 25 24 23 22 21 20	19 18 17 16 15 14 13	3 12 11 10 9	8765	4 3 2 1 0
0 Q 1 0 1	1 1 0 1 sz 1	Rm 1 1 1	0 0 1	Rn	Rd
11	F	-	ac		

FCMGT <Vd>.<T>, <Vn>.<T>, <Vm>.<T>

```
integer d = UInt(Rd);
integer n = UInt(Rn);
integer m = UInt(Rm);
if sz:Q == '10' then UNDEFINED;
constant integer esize = 32 << <u>UInt(sz);</u>
constant integer datasize = 64 << UInt(Q);</pre>
integer elements = datasize DIV esize;
CompareOp cmp;
boolean abs;
case E:U:ac of
    when '000' cmp = CompareOp EQ; abs = FALSE;
    when '010' cmp = <a href="CompareOp_GE">CompareOp_GE</a>; abs = FALSE;
    when '011' cmp = CompareOp GE; abs = TRUE;
    when '110' cmp = CompareOp_GT; abs = FALSE;
    when '111' cmp = <a href="mailto:compareOp_GT">CompareOp_GT</a>; abs = TRUE;
    otherwise UNDEFINED;
```

Assembler Symbols

<V>

<Hd> Is the 16-bit name of the SIMD&FP destination register, encoded in the "Rd" field.

<Hn> Is the 16-bit name of the first SIMD&FP source register,

encoded in the "Rn" field.

<Hm> Is the 16-bit name of the second SIMD&FP source register, encoded in the "Rm" field.

Is a width specifier, encoded in "sz":

SZ	<v></v>
0	S
1	D

<d>Is the number of the SIMD&FP destination register, in the "Rd" field.

<n> Is the number of the first SIMD&FP source register, encoded in the "Rn" field.

<m> Is the number of the second SIMD&FP source register, encoded in the "Rm" field.

<Vd> Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

<T>

For the half-precision variant: is an arrangement specifier, encoded in "Q":

Q	<t></t>
0	4 H
1	8H

For the single-precision and double-precision variant: is an arrangement specifier, encoded in "sz:Q":

SZ	Q	<t></t>
0	0	2S
0	1	4S
1	0	RESERVED
1	1	2D

<Vn>

Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

<Vm>

Is the name of the second SIMD&FP source register, encoded in the "Rm" field.

Operation

```
CheckFPAdvSIMDEnabled64();
bits(datasize) operand1 = \underline{V}[n, datasize];
bits(datasize) operand2 = \underline{V}[m, datasize];
bits(esize) element1;
bits(esize) element2;
boolean test_passed;
FPCRType fpcr = FPCR[];
boolean merge = elements == 1 && IsMerging(fpcr);
bits (128) result = if merge then V[m, 128] else Zeros(128);
for e = 0 to elements-1
    element1 = <u>Elem</u>[operand1, e, esize];
    element2 = <u>Elem</u>[operand2, e, esize];
    if abs then
         element1 = FPAbs (element1);
         element2 = FPAbs(element2);
    case cmp of
         when CompareOp_EQ test_passed = FPCompareEQ (element1, element2,
         when <a href="CompareOp_GE">CompareOp_GE</a> test_passed = <a href="FPCompareGE">FPCompareGE</a> (element1, element2,
         when <a href="CompareOp_GT">CompareOp_GT</a> test_passed = <a href="FPCompareGT">FPCompareGT</a> (element1, element2,
    Elem[result, e, esize] = if test_passed then Ones(esize) else Zeros
V[d, 128] = result;
```

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56 Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.