SIMD&FP **SME** Index by SVE Instructions **Instructions Instructions** Instructions Encoding

BRKN

Base

Propagate break to next partition

If the last active element of the first source predicate is false then set the destination predicate to all-false. Otherwise leaves the destination and second source predicate unchanged. Does not set the condition flags. $31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0$

0 0 1 0 0 1 0 1 0 0 0 1 1 0 0 0 1 Pg Pdm

```
BRKN \langle Pdm \rangle.B, \langle Pg \rangle / Z, \langle Pn \rangle.B, \langle Pdm \rangle.B
if ! <a href="HaveSVE">HaveSME</a>() then UNDEFINED;
integer g = UInt(Pq);
integer n = UInt(Pn);
integer dm = <u>UInt</u>(Pdm);
boolean setflags = FALSE;
```

Assembler Symbols

<Pdm> Is the name of the second source and destination scalable predicate register, encoded in the "Pdm" field. <Pg>Is the name of the governing scalable predicate register, encoded in the "Pg" field. <Pn> Is the name of the first source scalable predicate register. encoded in the "Pn" field.

Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
bits(PL) mask = \underline{P}[g, PL];
bits(PL) operand1 = \underline{P}[n, PL];
bits(PL) operand2 = P[dm, PL];
bits(PL) result;
if LastActive (mask, operand1, 8) == '1' then
     result = operand2;
else
     result = Zeros(PL);
if setflags then
     PSTATE.\langle N, Z, C, V \rangle = \frac{PredTest}{(Ones)}(PL), result, 8);
P[dm, PL] = result;
```

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56

Sh Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.