AArch64
Instructions

Index by Encoding

External Registers

CNTHCTL_EL2, Counter-timer Hypervisor Control register

The CNTHCTL EL2 characteristics are:

Purpose

Controls the generation of an event stream from the physical counter, and access from EL1 to the physical counter and the EL1 physical timer.

Configuration

AArch64 System register CNTHCTL_EL2 bits [31:0] are architecturally mapped to AArch32 System register CNTHCTL[31:0].

If EL2 is not implemented, this register is res0 from EL3.

This register has no effect if EL2 is not enabled in the current Security state.

Attributes

CNTHCTL_EL2 is a 64-bit register.

Field descriptions

When FEAT_VHE is implemented and HCR_EL2.E2H == 1:

636261605958575655545352	51	50	49	48	47	46	45	44
							RES	0
RES0	CNTPMASK	CNTVMASK	EVNTIS	EL1NVVCT	EL1NVPCT	EL1TVCT	EL1TV	TECVEL
313029282726252423222120	19	18	17	16	15	14	13	12

Bits [63:20]

Reserved, res0.

CNTPMASK, bit [19] When FEAT RME is implemented:

CNTPMASK	Meaning
0b0	This control has no affect
	on <u>CNTP_CTL_EL0</u> .IMASK.

0b1	<u>CNTP CTL EL0</u> .IMASK
	behaves as if set to 1 for
	all purposes other than a
	direct read of the field.

This bit is res0 in Non-secure and Secure state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

CNTVMASK, bit [18] When FEAT_RME is implemented:

CNTVMASK	Meaning
0b0	This control has no affect
	on
	<u>CNTV_CTL_EL0</u> .IMASK.
0b1	CNTV CTL ELO.IMASK
	behaves as if set to 1 for
	all purposes other than a
	direct read of the field.

This bit is res0 in Non-secure and Secure state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

EVNTIS, bit [17]When FEAT_ECV is implemented:

Controls the scale of the generation of the event stream.

EVNTIS	Meaning
0b0	The CNTHCTL_EL2.EVNTI
	field applies to
	<u>CNTPCT_EL0</u> [15:0].

0b1	The CNTHCTL EL2.EVNTI	
	field applies to	
	CNTPCT EL0[23:8].	

This control applies regardless of the value of the CNTHCTL EL2.ECV bit.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

EL1NVVCT, bit [16] When FEAT_ECV is implemented:

Traps EL1 accesses to the specified EL1 virtual timer registers using the EL02 descriptors to EL2, when EL2 is enabled for the current Security state.

EL1NVVCT	Meaning
0b0	This control does not
	cause any instructions to
	be trapped.
0b1	If $((HCR_EL2.E2H==1 \&\&$
	$\underline{HCR} \ \underline{EL2}.TGE==1) $
	HCR_EL2.NV2==0
	HCR_EL2.NV1==1
	$\frac{\text{HCR EL2}}{\text{EL2}}$.NV==0), this
	control does not cause any
	instructions to be trapped.
	If ((<u>HCR_EL2</u> .E2H==0
	$\underline{HCR} \; \underline{EL2}.TGE==0) \&\&$
	HCR EL2.NV2==1 &&
	HCR EL2.NV1==0 &&
	$\underline{HCR_EL2}$.NV==1), then
	EL1 accesses to
	CNTV CTL EL02 and
	CNTV CVAL EL02 are
	trapped to EL2.

If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 0 other than for the purpose of a direct read.

This control applies regardless of the value of the CNTHCTL_EL2.ECV bit.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

EL1NVPCT, bit [15] When FEAT ECV is implemented:

Traps EL1 accesses to the specified EL1 physical timer registers using the EL02 descriptors to EL2, when EL2 is enabled for the current Security state.

EL1NVPCT	Meaning
0b0	This control does not
	cause any instructions to
	be trapped.
0b1	If $((HCR EL2.E2H==1 \&\&$
	$\underline{HCR} \ \underline{EL2}.TGE==1) $
	HCR_EL2.NV2==0
	HCR_EL2.NV1==1
	$\underline{HCR}\underline{EL2}.NV==0$), this
	control does not cause any
	instructions to be trapped.
	If (<u>HCR_EL2</u> .E2H==0
	$\underline{HCR_EL2}$.TGE==0) &&
	$\underline{HCR_EL2}.NV2 == 1 \&\&$
	$\underline{HCR_EL2}.NV1 == 0 \&\&$
	$\underline{HCR_EL2}$.NV==1, then
	EL1 accesses to
	CNTP_CTL_EL02 and
	CNTP_CVAL_EL02, are
	trapped to EL2.

If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 0 other than for the purpose of a direct read.

This control applies regardless of the value of the CNTHCTL EL2.ECV bit.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

EL1TVCT, bit [14]When FEAT_ECV is implemented:

Traps EL0 and EL1 accesses to the EL1 virtual counter registers to EL2, when EL2 is enabled for the current Security state.

EL1TVCT	Meaning
0b0	This control does not cause any
	instructions to be trapped.
0b1	If HCR EL2.{E2H, TGE} is {1, 1},
	this control does not cause any
	instructions to be trapped.
	If HCR EL2.E2H is 0 or
	HCR EL2.TGE is 0, then:
	. 1 0 1 10 0, 001.
	 In AArch64 state, traps EL0
	and EL1 accesses to
	CNTVCT EL0 to EL2, unless
	they are trapped by
	CNTKCTL EL1.EL0VCTEN.
	• In AArch32 state, traps EL0
	and EL1 accesses to
	CNTVCT to EL2, unless they
	are trapped by
	CNTKCTL EL1.EL0VCTEN
	or CNTKCTL.PLOVCTEN.
	01 <u>01111011</u> 11 10 1 0 1 1 1 1 1

If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 0 other than for the purpose of a direct read.

This control applies regardless of the value of the CNTHCTL EL2.ECV bit.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

EL1TVT, bit [13] When FEAT ECV is implemented:

Traps EL0 and EL1 accesses to the EL1 virtual timer registers to EL2, when EL2 is enabled for the current Security state.

EL1TVT	Mooning
<u> ELIIVI</u>	Meaning
0b0	This control does not cause any
	instructions to be trapped.
0b1	If HCR EL2.{E2H, TGE} is {1, 1}, this
	control does not cause any instructions to
	be trapped.
	If HCR EL2.E2H is 0 or HCR EL2.TGE is
	0, then:
	 In AArch64 state, traps EL0 and EL1 accesses to <u>CNTV_CTL_EL0</u>, <u>CNTV_CVAL_EL0</u>, and <u>CNTV_TVAL_EL0</u> to EL2, unless they are trapped by <u>CNTKCTL_EL1</u>.EL0VTEN. In AArch32 state, traps EL0 and EL1 accesses to <u>CNTV_CTL</u>, <u>CNTV_CVAL</u>, and <u>CNTV_TVAL</u> to EL2, unless they are trapped by <u>CNTKCTL_EL1</u>.EL0VTEN or <u>CNTKCTL_EL1</u>.EL0VTEN.

If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 0 other than for the purpose of a direct read.

This control applies regardless of the value of the CNTHCTL EL2.ECV bit.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ECV, bit [12] When FEAT_ECV is implemented:

Enables the Enhanced Counter Virtualization functionality registers.

ECV	Meaning	

0b0	Enhanced Counter Virtualization
	functionality is disabled.
0b1	When $\underline{HCR_EL2}$.{E2H, TGE} ==
	{1, 1} or <u>SCR_EL3</u> .{NS, EEL2}
	$== \{0, 0\}$, then Enhanced
	Counter Virtualization
	functionality is disabled.
	When <u>SCR_EL3</u> .NS or
	SCR EL3.EEL2 are 1, and
	HCR EL2.E2H or HCR EL2.TGE
	are 0, then Enhanced Counter
	Virtualziation functionality is

• An MRS to <u>CNTPCT_EL0</u> from either EL0 or EL1 that is not trapped will return the value (PCount<63:0> - <u>CNTPOFF_EL2</u><63:0>).

enabled when EL2 is enabled for the current Security state. This

• The EL1 physical timer interrupt is triggered when ((PCount<63:0> - CNTPOFF_EL2<63:0>) - PCVal<63:0>) is greater than or equal to 0. PCount<63:0> is the physical count returned when CNTPCT_EL0 is read from EL2 or EL3. PCVal<63:0> is the EL1 physical timer compare value for this timer.

The reset behavior of this field is:

means that:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

EL1PTEN, bit [11]

When <u>HCR_EL2</u>.TGE is 0, traps EL0 and EL1 accesses to the E1 physical timer registers to EL2 when EL2 is enabled in the current Security state.

EL1PTEN	Meaning					
0b0	From AArch64 state: EL0 and EL1					
	From AArch64 state: EL0 and EL1 accesses to the CNTP_CTL_EL0, CNTP_CVAL_EL0, and CNTP_TVAL_EL0 are trapped to EL2 when EL2 is enabled in the current Security state, unless they are trapped by CNTKCTL_EL1.EL0PTEN. From AArch32 state: EL0 and EL1 accesses to the CNTP_CTL, CNTP_CVAL, and CNTP_TVAL are trapped to EL2 when EL2 is enabled					
	<u>CNTP_CVAL_EL0</u> , and					
	<u>CNTP_TVAL_EL0</u> are trapped to EL2					
	Security state, unless they are					
						
	in the current Security state, unless					
	they are trapped by					
	<u>CNTKCTL_EL1</u> .EL0PTEN or					
	CNTKCTL.PL0PTEN.					
0b1	This control does not cause any					
	instructions to be trapped.					

When <u>HCR_EL2</u>.TGE is 1, this control does not cause any instructions to be trapped.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

EL1PCTEN, bit [10]

When <u>HCR_EL2</u>.TGE is 0, traps EL0 and EL1 accesses to the EL1 physical counter register to EL2 when EL2 is enabled in the current Security state, as follows:

- In AArch64 state, accesses to CNTPCT_EL0 are trapped to EL2, reported using EC syndrome value 0x18.
- In AArch32 state, MRRC or MCRR accesses to CNTPCT are trapped to EL2, reported using EC syndrome value 0x04.

EL1PCTEN Me	eaning
-------------	--------

0b0	From AArch64 state: EL0 and EL1 accesses to the CNTPCT_EL0 are trapped to EL2 when EL2 is enabled in the current Security state, unless they are trapped by CNTKCTL_EL1.EL0PCTEN. From AArch32 state: EL0 and EL1 accesses to the CNTPCT are trapped to EL2 when EL2 is enabled in the current Security state, unless they are trapped by
	CNTKCTL_EL1.EL0PCTEN or CNTKCTL.PL0PCTEN.
0b1	This control does not cause any instructions to be
	trapped.

When <u>HCR_EL2</u>.TGE is 1, this control does not cause any instructions to be trapped.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

ELOPTEN, bit [9]

When <u>HCR_EL2</u>.TGE is 0, this control does not cause any instructions to be trapped.

When <u>HCR_EL2</u>.TGE is 1, traps EL0 accesses to the physical timer registers to EL2.

ELOPTEN	Meaning						
0b0	EL0 using AArch64: EL0 accesses to						
	the <u>CNTP_CTL_EL0</u> ,						
	<u>CNTP_CVAL_EL0</u> , and						
	CNTP TVAL ELO registers are						
	trapped to EL2.						
	EL0 using AArch32: EL0 accesses to						
	the <u>CNTP_CTL</u> , <u>CNTP_CVAL</u> and						
	<u>CNTP TVAL</u> registers are trapped to						
	EL2.						
0b1	This control does not cause any						
	instructions to be trapped.						

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

ELOVTEN, bit [8]

When <u>HCR_EL2</u>.TGE is 0, this control does not cause any instructions to be trapped.

When <u>HCR_EL2</u>.TGE is 1, traps EL0 accesses to the virtual timer registers to EL2.

ELOVTEN	Meaning						
0b0	EL0 using AArch64: EL0 accesses to						
	the <u>CNTV_CTL_ELO</u> , <u>CNTV_CVAL_ELO</u> , and <u>CNTV_TVAL_ELO</u> registers are trapped to EL2. EL0 using AArch32: EL0 accesses to the <u>CNTV_CTL</u> , <u>CNTV_CVAL</u> , and						
	<u>CNTV_CVAL_EL0</u> , and						
	trapped to EL2.						
	EL0 using AArch32: EL0 accesses to						
	the <u>CNTV_CTL</u> , <u>CNTV_CVAL</u> , and						
	<u>CNTV TVAL</u> registers are trapped to						
	EL2.						
0b1	This control does not cause any						
	instructions to be trapped.						

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

EVNTI, bits [7:4]

Selects which bit of <u>CNTPCT_ELO</u>, as seen from EL2, is the trigger for the event stream generated from that counter when that stream is enabled.

If FEAT_ECV is implemented, and CNTHCTL_EL2.EVNTIS is 1, this field selects a trigger bit in the range 8 to 23 of <u>CNTPCT_EL0</u>.

Otherwise, this field selects a trigger bit in the range 0 to 15 of CNTPCT EL0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

EVNTDIR, bit [3]

Controls which transition of the <u>CNTPCT_ELO</u> trigger bit, as seen from EL2 and defined by EVNTI, generates an event when the event stream is enabled.

EVNTDIR	Meaning			
0b0	A 0 to 1 transition of the			
	trigger bit triggers an event.			

0b1	A 1 to 0 transition of the
	trigger bit triggers an event.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

EVNTEN, bit [2]

Enables the generation of an event stream from CNTPCT_EL0 as seen from EL2.

EVNTEN	Meaning		
0b0	Disables the event stream.		
0b1	Enables the event stream.		

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

ELOVCTEN, bit [1]

When <u>HCR_EL2</u>.TGE is 0, this control does not cause any instructions to be trapped.

When <u>HCR_EL2</u>.TGE is 1, traps EL0 accesses to the frequency register and virtual counter register to EL2.

EL0VCTEN Meaning					
0b0	EL0 using AArch64: EL0				
	accesses to the				
	<u>CNTVCT_EL0</u> are trapped				
	to EL2.				
	EL0 using AArch64: EL0				
	accesses to the				
	<u>CNTFRQ_EL0</u> register are				
	trapped to EL2, if				
	CNTHCTL EL2.EL0PCTEN				
	is also 0.				
	EL0 using AArch32: EL0				
	accesses to the <u>CNTVCT</u> are				
	trapped to EL2.				
	EL0 using AArch32: EL0				
	accesses to the CNTFRQ				
	register are trapped to EL2,				
	if <u>CNTHCTL</u> .EL0PCTEN is				
	also 0.				

0b1	This control does not cause
	any instructions to be
	trapped.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

ELOPCTEN, bit [0]

When <u>HCR_EL2</u>.TGE is 0, this control does not cause any instructions to be trapped.

When <u>HCR_EL2</u>.TGE is 1, traps EL0 accesses to the frequency register and physical counter register to EL2.

ELOPCTEN	Meaning						
0b0	EL0 using AArch64: EL0						
	accesses to the CNTPCT_EL0 are trapped to EL2. EL0 using AArch64: EL0 accesses to the CNTFRQ_EL0 register are trapped to EL2, if CNTHCTL_EL2 . EL0 VCTEN is also 0. EL0 using AArch32: EL0 accesses to the CNTPCT are trapped to EL2.						
	CNTPCT_ELO are trapped to EL2. EL0 using AArch64: EL0 accesses to the CNTFRQ_ELO register are trapped to EL2, if CNTHCTL_EL2.EL0VCTEN is also 0. EL0 using AArch32: EL0						
	EL2.						
	EL0 using AArch64: EL0						
	<u>CNTFRQ EL0</u> register are						
	CNTHCTL EL2.EL0VCTEN						
	is also 0.						
	EL0 using AArch32: EL0						
	trapped to EL2.						
	EL0 using AArch32: EL0						
	accesses to the CNTFRQ						
	and register are trapped to						
	EL2, if						
	<u>CNTHCTL_EL2</u> .EL0VCTEN						
	is also 0.						
0b1	This control does not cause						
	any instructions to be						
	trapped.						

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

	636261605958575655545352	51	50	49	48	47	46	45	44	434
						RES	50			
	RES0	CNTPMASK	CNTVMASK	EVNTIS	EL1NVVCT	EL1NVPCT	EL1TVCT	EL1TV	TECV	7
ľ	313029282726252423222120	19	18	17	16	15	14	13	12	11:

The following field descriptions apply in all Armv8.0 implementations.

The descriptions also explain the behavior when EL3 is implemented and EL2 is not implemented.

Bits [63:20]

Reserved, res0.

CNTPMASK, bit [19] When FEAT_RME is implemented:

CNTPMASK	Meaning
0b0	This control has no affect
0b1	on CNTP_CTL_EL0.IMASK. CNTP_CTL_EL0.IMASK behaves as if set to 1 for all purposes other than a direct read of the field.

This bit is res0 in Non-secure and Secure state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

CNTVMASK, bit [18] When FEAT_RME is implemented:

CNTVMASK	Meaning
0b0	This control has no affect
0b1	on CNTV_CTL_ELO.IMASK. CNTV_CTL_ELO.IMASK behaves as if set to 1 for all purposes other than a direct read of the field.

This bit is res0 in Non-secure and Secure state.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

EVNTIS, bit [17]When FEAT ECV is implemented:

Controls the scale of the generation of the event stream.

EVNTIS	Meaning
0b0	The CNTHCTL_EL2.EVNTI
	field applies to
	<u>CNTPCT EL0</u> [15:0].
0b1	The CNTHCTL EL2.EVNTI
	field applies to
	<u>CNTPCT EL0</u> [23:8].

This control applies regardless of the value of the CNTHCTL EL2.ECV bit.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

EL1NVVCT, bit [16] When FEAT_ECV is implemented:

Traps EL1 accesses to the specified EL1 virtual timer registers using the EL02 descriptors to EL2, when EL2 is enabled for the current Security state.

EL1NVVCT	Meaning
0b0	This control does not
	cause any instructions to
	be trapped.

```
If ((HCR EL2.E2H==1 \&\&
0b1
          HCR EL2.TGE==1) ||
          HCR EL2.NV2==0 ||
          HCR_EL2.NV1==1 ||
          HCR EL2.NV==0), this
          control does not cause any
          instructions to be trapped.
          If ((HCR EL2.E2H==0))
          HCR EL2.TGE==0) &&
          HCR EL2.NV2==1 &&
          HCR_EL2.NV1==0 &&
          HCR EL2.NV==1), then
          EL1 accesses to
          CNTV CTL EL02 and
          CNTV CVAL EL02 are
          trapped to EL2.
```

If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 0 other than for the purpose of a direct read.

This control applies regardless of the value of the CNTHCTL_EL2.ECV bit.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

EL1NVPCT, bit [15] When FEAT ECV is implemented:

Traps EL1 accesses to the specified EL1 physical timer registers using the EL02 descriptors to EL2, when EL2 is enabled for the current Security state.

EL1NVPCT	Meaning
0b0	This control does not
	cause any instructions to
	be trapped.

```
If ((HCR EL2.E2H==1 &&
0b1
           \underline{HCR} \ \underline{EL2}.TGE==1) ||
           HCR EL2.NV2==0 ||
           HCR_EL2.NV1==1 ||
           HCR EL2.NV==0), this
           control does not cause any
           instructions to be trapped.
           If (HCR EL2.E2H==0 \parallel
           HCR EL2.TGE==0) &&
           HCR EL2.NV2==1 &&
           HCR EL2.NV1==0 &&
           HCR EL2.NV==1, then
           EL1 accesses to
           CNTP CTL EL02 and
           CNTP CVAL EL02, are
           trapped to EL2.
```

If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 0 other than for the purpose of a direct read.

This control applies regardless of the value of the CNTHCTL_EL2.ECV bit.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

EL1TVCT, bit [14] When FEAT_ECV is implemented:

Traps EL0 and EL1 accesses to the EL1 virtual counter registers to EL2, when EL2 is enabled for the current Security state.

EL1TVCT	Meaning
0b0	This control does not cause
	any instructions to be
	trapped.

If HCR EL2. {E2H, TGE} is 0b1 {1, 1}, this control does not cause any instructions to be trapped. If HCR EL2.E2H is 0 or HCR EL2.TGE is 0, then: In AArch64 state, traps EL0 and EL1 accesses to **CNTVCT EL0** to EL2, unless they are trapped by CNTKCTL EL1.EL0VCTEN. In AArch32 state, traps EL0 and EL1 accesses to CNTVCT to EL2, unless they are trapped by **CNTKCTL EL1**.EL0VCTEN or CNTKCTL.PL0VCTEN.

If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 0 other than for the purpose of a direct read.

This control applies regardless of the value of the CNTHCTL EL2.ECV bit.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

EL1TVT, bit [13] When FEAT ECV is implemented:

Traps EL0 and EL1 accesses to the EL1 virtual timer registers to EL2, when EL2 is enabled for the current Security state.

EL1TVT	Meaning
0b0	This control does not cause any
	instructions to be trapped.

If HCR_EL2. {E2H, TGE} is {1, 1}, this control does not cause any instructions to be trapped.

If HCR_EL2. TGE is 0, then:

- In AArch64 state, traps EL0 and EL1 accesses to <u>CNTV_CTL_EL0</u>, <u>CNTV_CVAL_EL0</u>, and <u>CNTV_TVAL_EL0</u> to EL2, unless they are trapped by <u>CNTKCTL_EL1.EL0VTEN</u>.
- In AArch32 state, traps EL0 and EL1 accesses to <u>CNTV_CTL</u>, <u>CNTV_CVAL</u>, and <u>CNTV_TVAL</u> to EL2, unless they are trapped by <u>CNTKCTL_EL1</u>.EL0VTEN or <u>CNTKCTL.PL0VTEN</u>.

If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 0 other than for the purpose of a direct read.

This control applies regardless of the value of the CNTHCTL EL2.ECV bit.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

ECV, bit [12] When FEAT ECV is implemented:

Enables the Enhanced Counter Virtualization functionality registers.

ECV	Meaning
0b0	Enhanced Counter Virtualization
	functionality is disabled.

When HCR_EL2.{E2H, TGE} ==
{1, 1} or SCR_EL3.{NS, EEL2}
== {0, 0}, then Enhanced
Counter Virtualization
functionality is disabled.
When SCR_EL3.NS or
SCR_EL3.EEL2 are 1, and
HCR_EL2.E2H or HCR_EL2.TGE
are 0, then Enhanced Counter
Virtualziation functionality is
enabled when EL2 is enabled for
the current Security state. This
means that:

- An MRS to <u>CNTPCT_EL0</u> from either EL0 or EL1 that is not trapped will return the value (PCount<63:0> <u>CNTPOFF_EL2</u><63:0>).
- The EL1 physical timer interrupt is triggered when ((PCount<63:0> CNTPOFF_EL2<63:0>) PCVal<63:0>) is greater than or equal to 0. PCount is the physical count returned when CNTPCT_EL0 is read from EL2 or EL3. PCVal<63:0> is the EL1 physical timer compare value for this timer.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Bits [11:8]

Reserved, res0.

EVNTI, bits [7:4]

Selects which bit of <u>CNTPCT_ELO</u>, as seen from EL2,is the trigger for the event stream generated from that counter when that stream is enabled.

If FEAT_ECV is implemented, and CNTHCTL_EL2.EVNTIS is 1, this field selects a trigger bit in the range 8 to 23 of CNTPCT_EL0.

Otherwise, this field selects a trigger bit in the range 0 to 15 of CNTPCT ELO.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

EVNTDIR, bit [3]

Controls which transition of the <u>CNTPCT_ELO</u> trigger bit, as seen from EL2 and defined by EVNTI, generates an event when the event stream is enabled.

EVNTDIR	Meaning
0b0	A 0 to 1 transition of the
	trigger bit triggers an event.
0b1	A 1 to 0 transition of the
	trigger bit triggers an event.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

EVNTEN, bit [2]

Enables the generation of an event stream from CNTPCT_EL0 as seen from EL2.

EVNTEN	Meaning
0b0	Disables the event stream.
0b1	Enables the event stream.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

EL1PCEN, bit [1]

Traps EL0 and EL1 accesses to the EL1 physical timer registers to EL2 when EL2 is enabled in the current Security state, as follows:

 In AArch64 state, accesses to <u>CNTP_CTL_EL0</u>, <u>CNTP_CVAL_EL0</u>, <u>CNTP_TVAL_EL0</u> are trapped to EL2, reported using EC syndrome value 0x18. • In AArch32 state, MRC or MCR accesses to the following registers are trapped to EL2 reported using EC syndrome value 0x3 and MRRC and MCRR accesses are trapped to EL2, reported using EC syndrome value 0x04:

• CNTP CTL, CNTP CVAL, CNTP TVAL.

EL1PCEN	Meaning
	From AArch64 state: EL0 and EL1
0b0	
	accesses to the <u>CNTP_CTL_EL0</u> ,
	<u>CNTP_CVAL_ELO</u> , and
	<u>CNTP TVAL ELO</u> are trapped to EL2
	when EL2 is enabled in the current
	Security state, unless they are
	trapped by <u>CNTKCTL_EL1</u> .EL0PTEN.
	From AArch32 state: EL0 and EL1
	accesses to the <u>CNTP_CTL</u> ,
	<u>CNTP CVAL</u> , and <u>CNTP TVAL</u> are
	trapped to EL2 when EL2 is enabled
	in the current Security state, unless
	they are trapped by
	CNTKCTL EL1.EL0PTEN or
	CNTKCTL.PLOPTEN.
0b1	This control does not cause any
	instructions to be trapped.

If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 1 other than for the purpose of a direct read.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

EL1PCTEN, bit [0]

Traps EL0 and EL1 accesses to the EL1 physical counter register to EL2 when EL2 is enabled in the current Security state, as follows:

- In AArch64 state, accesses to CNTPCT_EL0 are trapped to EL2, reported using EC syndrome value 0x18.
- In AArch32 state, MRRC or MCRR accesses to CNTPCT are trapped to EL2, reported using EC syndrome value 0x04.

EL1PCTEN	Meaning

000	From AArch64 state: EL0 and EL1 accesses to the CNTPCT_EL0 are trapped to EL2 when EL2 is enabled in the current Security state, unless they are trapped by CNTKCTL_EL1.EL0PCTEN. From AArch32 state: EL0 and EL1 accesses to the CNTPCT are trapped to EL2 when EL2
	is enabled in the current Security state, unless they
	are trapped by
	<u>CNTKCTL_EL1</u> .EL0PCTEN or
	<u>CNTKCTL</u> .PL0PCTEN.
0b1	This control does not cause
	any instructions to be
	trapped.

If EL3 is implemented and EL2 is not implemented, behavior is as if this bit is 1 other than for the purpose of a direct read.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing CNTHCTL_EL2

When <u>HCR_EL2</u>.E2H is 1, without explicit synchronization, access from EL2 using the mnemonic CNTHCTL_EL2 or CNTKCTL_EL1 are not guaranteed to be ordered with respect to accesses using the other mnemonic.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, CNTHCTL_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b1110	0b0001	0b000

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
```

```
elsif PSTATE.EL == EL2 then
   X[t, 64] = CNTHCTL_EL2;
elsif PSTATE.EL == EL3 then
   X[t, 64] = CNTHCTL_EL2;
```

MSR CNTHCTL_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b1110	0b0001	0b000

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
        CNTHCTL_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
        CNTHCTL_EL2 = X[t, 64];
```

When FEAT_VHE is implemented MRS <Xt>, CNTKCTL EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1110	0b0001	0b000

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    X[t, 64] = CNTKCTL_EL1;
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        X[t, 64] = CNTHCTL_EL2;
    else
        X[t, 64] = CNTKCTL_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = CNTKCTL_EL1;
```

When FEAT_VHE is implemented MSR CNTKCTL_EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1110	0b0001	0b000

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    CNTKCTL_EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if HCR_EL2.E2H == '1' then
        CNTHCTL_EL2 = X[t, 64];
else
        CNTKCTL_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    CNTKCTL_EL1 = X[t, 64];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.