AArch64 Instructions Index by Encoding

External Registers

# TRCCIDR3, Component Identification Register 3

The TRCCIDR3 characteristics are:

## **Purpose**

Provides discovery information about the component.

For additional information, see the CoreSight Architecture Specification.

## **Configuration**

This register is present only when FEAT\_ETE is implemented and FEAT\_TRC\_EXT is implemented. Otherwise, direct accesses to TRCCIDR3 are res0.

#### **Attributes**

TRCCIDR3 is a 32-bit register.

# Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7	6	5	4	3	2	1	0
RES0			PRMBL 3					

#### Bits [31:8]

Reserved, res0.

#### **PRMBL 3, bits [7:0]**

Component identification preamble, segment 3.

Reads as 0xB1.

Access to this field is **RO**.

# **Accessing TRCCIDR3**

External debugger accesses to this register are unaffected by the OS Lock.

#### TRCCIDR3 can be accessed through the external debug interface:

Component	omponent Offset	
ETE	0xFFC	TRCCIDR3

This interface is accessible as follows:

- When !IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	External
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.