<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	Instructions	<u>Instructions</u>	<u>Instructions</u>	Encoding

Pseu

SXTH

Sign Extend Halfword extracts a 16-bit value, sign-extends it to the size of the register, and writes the result to the destination register.

This is an alias of SBFM. This means:

- The encodings in this description are named to match the encodings of <u>SBFM</u>.
- The description of <u>SBFM</u> gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

31 30 29 28 2	27 26 25	24 2	3 22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
sf 0 0 1	0 0 1	1 (N C	0	0	0	0	0	0	0	0	1	1	1	1			Rn					Rd		
ODC					i	im	mr					im	ms												

32-bit (sf == 0 && N == 0)

```
SXTH <Wd>, <Wn>
```

is equivalent to

and is always the preferred disassembly.

64-bit (sf == 1 && N == 1)

```
SXTH <Xd>, <Wn>
```

is equivalent to

and is always the preferred disassembly.

Assembler Symbols

<wd></wd>	Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
<xd></xd>	Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
<xn></xn>	Is the 64-bit name of the general-purpose source register, encoded in the "Rn" field.
<wn></wn>	Is the 32-bit name of the general-purpose source register, encoded in the "Rn" field.

Operation

The description of <u>SBFM</u> gives the operational pseudocode for this instruction.

Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

<u>Base SIMD&FP SVE SME Index by Instructions Instructions Instructions Encoding</u>

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu