<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Pseu

Sh Pseu

## LDRSW (literal)

Load Register Signed Word (literal) calculates an address from the PC value and an immediate offset, loads a word from memory, and writes it to a register. For information about memory accesses, see *Load/Store addressing modes*.

```
LDRSW <Xt>, <label>
integer t = UInt(Rt);
bits(64) offset = SignExtend(imm19:'00', 64);
```

## **Assembler Symbols**

<Xt> Is the 64-bit name of the general-purpose register to be

loaded, encoded in the "Rt" field.

<label> Is the program label from which the data is to be loaded. Its

offset from the address of this instruction, in the range

+/-1MB, is encoded as "imm19" times 4.

## Operation

```
bits(64) address = PC64 + offset;
bits(32) data;
boolean privileged = PSTATE.EL != EL0;

AccessDescriptor accdesc = CreateAccDescGPR(MemOp LOAD, FALSE, privileged ata = Mem[address, 4, accdesc];
X[t, 64] = SignExtend(data, 64);
```

## **Operational information**

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.