<u>by</u>	<u>Sh</u>
ng	<u>Pseu</u>

SIMD&FP **SME** Index b Base **SVE** Instructions Instructions Instructions Instructions Encodi

LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH

Atomic unsigned minimum on halfword in memory atomically loads a 16-bit halfword from memory, compares it against the value held in a register, and stores the smaller value back to memory, treating the values as unsigned numbers. The value initially loaded from memory is returned in the destination register.

- If the destination register is not WZR, LDUMINAH and LDUMINALH load from memory with acquire semantics.
- LDUMINLH and LDUMINALH store to memory with release semantics.
- LDUMINH has neither acquire nor release semantics.

For more information about memory ordering semantics, see *Load-Acquire*, Store-Release.

For information about memory accesses, see *Load/Store addressing modes*. This instruction is used by the alias STUMINH, STUMINLH.

```
Integer
(FEAT_LSE)
```

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
|0 1|1 1 1|0|0 0|A|R|1| Rs
                                     0 1 1 1 0 0
                                                         Rn
size
                                          opc
```

```
LDUMINAH (A == 1 \&\& R == 0)
      LDUMINAH <Ws>, <Wt>, [<Xn SP>]
LDUMINALH (A == 1 \&\& R == 1)
      LDUMINALH <Ws>, <Wt>, [<Xn SP>]
LDUMINH (A == 0 \&\& R == 0)
      LDUMINH <Ws>, <Wt>, [<Xn SP>]
LDUMINLH (A == 0 \&\& R == 1)
      LDUMINLH <Ws>, <Wt>, [<Xn SP>]
   if !IsFeatureImplemented(FEAT LSE) then UNDEFINED;
   integer t = UInt(Rt);
   integer n = UInt(Rn);
   integer s = UInt(Rs);
```

```
boolean acquire = A == '1' && Rt != '11111';
boolean release = R == '1';
boolean tagchecked = n != 31;
```

Assembler Symbols

<ws></ws>	Is the 32-bit name of the general-purpose register holding the data value to be operated on with the contents of the memory location, encoded in the "Rs" field.
<wt></wt>	Is the 32-bit name of the general-purpose register to be loaded, encoded in the "Rt" field.
<xn sp></xn sp>	Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

Alias Conditions

Alias	Is preferred when		
STUMINH, STUMINLH	A == '0' && Rt == '11111'		

Operation

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

 $Internal\ version\ only:\ is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

<u>Sh</u> Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.