

## MOV (vector)

Move vector. This instruction copies the vector in the source SIMD&FP register into the destination SIMD&FP register.

Depending on the settings in the [CPACR\\_EL1](#), [CPTR\\_EL2](#), and [CPTR\\_EL3](#) registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

This is an alias of [ORR \(vector, register\)](#). This means:

- The encodings in this description are named to match the encodings of [ORR \(vector, register\)](#).
- The description of [ORR \(vector, register\)](#) gives the operational pseudocode, any constrained unpredictable behavior, and any operational information for this instruction.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	Q	0	0	1	1	1	0	1	0	1					Rm		0	0	0	1	1	1				Rn				Rd	
size																															

**MOV** [<Vd> .<T>](#), [<Vn> .<T>](#)

is equivalent to

[ORR](#) [<Vd> .<T>](#), [<Vn> .<T>](#), [<Vn> .<T>](#)

and is the preferred disassembly when **Rm == Rn**.

## Assembler Symbols

**<Vd>** Is the name of the SIMD&FP destination register, encoded in the "Rd" field.

**<T>** Is an arrangement specifier, encoded in "Q":

Q	<T>
0	8B
1	16B

**<Vn>** Is the name of the first SIMD&FP source register, encoded in the "Rn" field.

## Operation

The description of [ORR \(vector, register\)](#) gives the operational pseudocode for this instruction.

**Operational information**

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

---

<a href="#">Base Instructions</a>	<a href="#">SIMD&amp;FP Instructions</a>	<a href="#">SVE Instructions</a>	<a href="#">SME Instructions</a>	<a href="#">Index by Encoding</a>
-----------------------------------	--	----------------------------------	----------------------------------	-----------------------------------

[Sh](#)  
[Pseu](#)

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel ; Build timestamp: 2023-09-18T17:56

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.