EON (shifted register)

Bitwise Exclusive-OR NOT (shifted register) performs a bitwise exclusive-OR NOT of a register value and an optionally-shifted register value, and writes the result to the destination register.

31 30 29	28 27 2	26 25	24	23 22	21	20 19 18 17 16	15 14 13 12 11 10	9 8 7	6 5	4	3 2	1 0
sf 1 0	0 1	0 1	0	shift	1	Rm	imm6	Rn			Rd	
орс					N							
32-bit (sf ==	= O)										
	EON	<wc< td=""><td>l>,</td><td><wn< td=""><td>>,</td><td><wm>{, <</wm></td><td>shift> #<amo< td=""><td>unt>}</td><td></td><td></td><td></td><td></td></amo<></td></wn<></td></wc<>	l>,	<wn< td=""><td>>,</td><td><wm>{, <</wm></td><td>shift> #<amo< td=""><td>unt>}</td><td></td><td></td><td></td><td></td></amo<></td></wn<>	>,	<wm>{, <</wm>	shift> # <amo< td=""><td>unt>}</td><td></td><td></td><td></td><td></td></amo<>	unt>}				
64-bit (sf == 1)												
	EON	<xc< td=""><td>l>,</td><td><xn< td=""><td>>,</td><td><xm>{, <</xm></td><td>shift> #<amo< td=""><td>unt>}</td><td></td><td></td><td></td><td></td></amo<></td></xn<></td></xc<>	l>,	<xn< td=""><td>>,</td><td><xm>{, <</xm></td><td>shift> #<amo< td=""><td>unt>}</td><td></td><td></td><td></td><td></td></amo<></td></xn<>	>,	<xm>{, <</xm>	shift> # <amo< td=""><td>unt>}</td><td></td><td></td><td></td><td></td></amo<>	unt>}				
<pre>integer d = UInt(Rd); integer n = UInt(Rn); integer m = UInt(Rm); constant integer datasize = 32 << UInt(sf); if sf == '0' && imm6<5> == '1' then UNDEFINED;</pre>												
						pe = <u>Decoc</u> nt = <u>UInt</u>	deShift (shift	:) ;				

Assembler Symbols

<wd></wd>	Is the 32-bit name of the general-purpose destination register, encoded in the "Rd" field.
<wn></wn>	Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
<wm></wm>	Is the 32-bit name of the second general-purpose source register, encoded in the "Rm" field.
<xd></xd>	Is the 64-bit name of the general-purpose destination register, encoded in the "Rd" field.
<xn></xn>	Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
<xm></xm>	Is the 64-bit name of the second general-purpose source register, encoded in the "Rm" field.

<shift>

Is the optional shift to be applied to the final source, defaulting to LSL and encoded in "shift":

shift	<shift></shift>
0.0	LSL
01	LSR
10	ASR
11	ROR

<amount>

For the 32-bit variant: is the shift amount, in the range 0 to 31, defaulting to 0 and encoded in the "imm6" field.

For the 64-bit variant: is the shift amount, in the range 0 to 63, defaulting to 0 and encoded in the "imm6" field,

Operation

```
bits(datasize) operand1 = X[n, datasize];
bits(datasize) operand2 = ShiftReg(m, shift_type, shift_amount, datasize)
bits(datasize) result;
operand2 = NOT(operand2);
result = operand1 EOR operand2;
X[d, datasize] = result;
```

Operational information

If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
 - The values of the data supplied in any of its registers.
 - The values of the NZCV flags.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
Instructions	Instructions	Instructions	Instructions	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu