

PMSCR_EL1, Statistical Profiling Control Register (EL1)

The PMSCR_EL1 characteristics are:

Purpose

Provides EL1 controls for Statistical Profiling.

Configuration

This register is present only when FEAT_SPE is implemented. Otherwise, direct accesses to PMSCR_EL1 are undefined.

Attributes

PMSCR_EL1 is a 64-bit register.

Field descriptions

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|--|-----|--|----|--|------|--|------|--|-------|--|-------|--|
| 6362616059585756555453525150494847464544434241403938373635343332 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| RES0 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
| RES0 | | | | | | | | | | | | | | | | | | | | | | | | PCT | | TS | | PACX | | RES0 | | E1SPE | | E0SPE | |
| 313029282726252423222120191817161514131211109876543210 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

Bits [63:8]

Reserved, res0.

PCT, bits [7:6]

When EL2 is implemented:

Physical Timestamp. If timestamp sampling is enabled and the Profiling Buffer is owned by EL1, requests which timestamp counter value is collected.

If FEAT_ECV is implemented, this is a two-bit field as shown. Otherwise, bit[7] is res0.

| PCT | Meaning | Applies when |
|-----|---------|--------------|
|-----|---------|--------------|

| | | |
|------|--|------------------------------|
| 0b00 | Virtual timestamp. The collected timestamp is the physical counter minus the value of CNTVOFF_EL2 . | |
| 0b01 | Physical timestamp. The collected timestamp is the physical counter. | |
| 0b11 | Guest physical timestamp. The collected timestamp is the physical counter minus a physical offset. If any of the following are true, the physical offset is zero, otherwise the physical offset is the value of CNTPOFF_EL2 : <ul style="list-style-type: none"> • SCR_EL3.ECVEn == 0. • CNTHCTL_EL2.ECV == 0. | When FEAT_ECV is implemented |

If EL2 is enabled in the current Security state, then the value of [PMSCR_EL2](#).PCT might override or modify the meaning of this field.

This field is ignored by the PE when the Profiling Buffer owning Exception level is EL2.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Physical Timestamp. Reserved. This field reads as 0b01 and ignores writes. Software should treat this field as UNK/SBZP.

When EL2 is not implemented, the Effective values of [CNTVOFF_EL2](#) and [CNTPOFF_EL2](#) are zero, meaning the virtual counter and physical counter have the same value.

TS, bit [5]

Timestamp enable.

| TS | Meaning |
|-----|------------------------------|
| 0b0 | Timestamp sampling disabled. |

0b1 Timestamp sampling enabled.

This bit is ignored by the PE if EL2 is implemented and the Profiling Buffer is owned by EL2. For more information, see 'Controlling the data that is collected'.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

PA, bit [4]

Physical Address sample enable.

| PA | Meaning |
|-----------|---------------------------------------|
| 0b0 | Physical addresses are not collected. |
| 0b1 | Physical addresses are collected. |

If EL2 is implemented:

- If the Profiling Buffer is owned by EL1, this bit is combined with [PMSCR_EL2.PA](#) to determine which address is collected. For more information, see 'Controlling the data that is collected'.
- If the Profiling Buffer is owned by EL2, this bit is ignored by the PE.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

CX, bit [3]

[CONTEXTIDR_EL1](#) sample enable.

| CX | Meaning |
|-----------|--|
| 0b0 | CONTEXTIDR_EL1 is not collected. |
| 0b1 | CONTEXTIDR_EL1 is collected. |

If EL2 is implemented and enabled in the current Security state when an operation is sampled:

- If the PE is at EL2, this bit is ignored by the PE.
- If [HCR_EL2.TGE](#) == 1, this bit is ignored by the PE.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

Bit [2]

Reserved, res0.

E1SPE, bit [1]

EL1 Statistical Profiling Enable.

| E1SPE | Meaning |
|-------|---------------------------|
| 0b0 | Sampling disabled at EL1. |
| 0b1 | Sampling enabled at EL1. |

If EL2 is implemented and enabled in the current Security state, this bit is ignored by the PE when [HCR_EL2.TGE](#) == 1.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

E0SPE, bit [0]

EL0 Statistical Profiling Enable. Controls sampling at EL0 when [HCR_EL2.TGE](#) == 0 or if EL2 is disabled or not implemented.

| E0SPE | Meaning |
|-------|---------------------------|
| 0b0 | Sampling disabled at EL0. |
| 0b1 | Sampling enabled at EL0. |

If EL2 is implemented and enabled in the current Security state, this bit is ignored by the PE when [HCR_EL2.TGE](#) == 1.

The reset behavior of this field is:

- On a Warm reset, this field resets to an architecturally unknown value.

Accessing PMSCR_EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, PMSCR_EL1

| op0 | op1 | CRn | CRm | op2 |
|------|-------|--------|--------|-------|
| 0b11 | 0b000 | 0b1001 | 0b1001 | 0b000 |

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
        UNDEFINED;
    elseif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) ||
SCR_EL3.FGTEn == '1') && HDFGRTR_EL2.PMSCR_EL1 ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && MDCR_EL2.TPMS == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif HaveEL(EL3) && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elseif EL2Enabled() && HCR_EL2.<NV2,NV1,NV> ==
'111' then
        X[t, 64] = NVMem[0x828];
    else
        X[t, 64] = PMSCR_EL1;
elseif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
        UNDEFINED;
    elseif HaveEL(EL3) && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elseif HCR_EL2.E2H == '1' then
        X[t, 64] = PMSCR_EL2;
    else
        X[t, 64] = PMSCR_EL1;
elseif PSTATE.EL == EL3 then
    X[t, 64] = PMSCR_EL1;

```

MSR PMSCR_EL1, <Xt>

| op0 | op1 | CRn | CRm | op2 |
|------|-------|--------|--------|-------|
| 0b11 | 0b000 | 0b1001 | 0b1001 | 0b000 |

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elseif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
        UNDEFINED;
    elseif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) ||
SCR_EL3.FGTEn == '1') && HDFGWTR_EL2.PMSCR_EL1 ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif EL2Enabled() && MDCR_EL2.TPMS == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elseif HaveEL(EL3) && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elseif EL2Enabled() && HCR_EL2.<NV2,NV1,NV> ==
'111' then
        NVMem[0x828] = X[t, 64];
    else
        PMSCR_EL1 = X[t, 64];
elseif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
        UNDEFINED;
    elseif HaveEL(EL3) && (MDCR_EL3.NSPB[0] == '0' ||
MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
(IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
SCR_EL3.NSE)) then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elseif HCR_EL2.E2H == '1' then
        PMSCR_EL2 = X[t, 64];
    else
        PMSCR_EL1 = X[t, 64];
elseif PSTATE.EL == EL3 then

```

```
PMSCR_EL1 = X[t, 64];
```

MRS <Xt>, PMSCR_EL12

| op0 | op1 | CRn | CRm | op2 |
|------|-------|--------|--------|-------|
| 0b11 | 0b101 | 0b1001 | 0b1001 | 0b000 |

```
if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV1,NV> == '101'
    then
        X[t, 64] = NVMem[0x828];
        elsif EL2Enabled() && HCR_EL2.NV == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        if HCR_EL2.E2H == '1' then
            if Halted() && HaveEL(EL3) && EDSCR.SDD ==
            '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
            priority when SDD == '1'" && (MDCR_EL3.NSPB[0] ==
            '0' || MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
            (IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
            SCR_EL3.NSE)) then
                UNDEFINED;
            elsif HaveEL(EL3) && (MDCR_EL3.NSPB[0] ==
            '0' || MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
            (IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
            SCR_EL3.NSE)) then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
            else
                X[t, 64] = PMSCR_EL1;
            else
                UNDEFINED;
        elsif PSTATE.EL == EL3 then
            if EL2Enabled() && !ELUsingAArch32(EL2) &&
            HCR_EL2.E2H == '1' then
                X[t, 64] = PMSCR_EL1;
            else
                UNDEFINED;
```

MSR PMSCR_EL12, <Xt>

| op0 | op1 | CRn | CRm | op2 |
|-----|-----|-----|-----|-----|
|-----|-----|-----|-----|-----|

| | | | | |
|------|-------|--------|--------|-------|
| 0b11 | 0b101 | 0b1001 | 0b1001 | 0b000 |
|------|-------|--------|--------|-------|

```

if PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.<NV2,NV1,NV> == '101'
    then
        NVMem[0x828] = X[t, 64];
        elsif EL2Enabled() && HCR_EL2.NV == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            UNDEFINED;
    elsif PSTATE.EL == EL2 then
        if HCR_EL2.E2H == '1' then
            if Halted() && HaveEL(EL3) && EDSCR.SDD ==
            '1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
            priority when SDD == '1'" && (MDCR_EL3.NSPB[0] ==
            '0' || MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
            (IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
            SCR_EL3.NSE)) then
                UNDEFINED;
            elsif HaveEL(EL3) && (MDCR_EL3.NSPB[0] ==
            '0' || MDCR_EL3.NSPB[1] != SCR_EL3.NS ||
            (IsFeatureImplemented(FEAT_RME) && MDCR_EL3.NSPBE !=
            SCR_EL3.NSE)) then
                if Halted() && EDSCR.SDD == '1' then
                    UNDEFINED;
                else
                    AArch64.SystemAccessTrap(EL3, 0x18);
                else
                    PMSCR_EL1 = X[t, 64];
            else
                UNDEFINED;
        elsif PSTATE.EL == EL3 then
            if EL2Enabled() && !ELUsingAArch32(EL2) &&
            HCR_EL2.E2H == '1' then
                PMSCR_EL1 = X[t, 64];
            else
                UNDEFINED;

```

[AArch32
Registers](#)

[AArch64
Registers](#)

[AArch32
Instructions](#)

[AArch64
Instructions](#)

[Index by
Encoding](#)

[External
Registers](#)

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.