

GICD_INMIR<n>E, Non-maskable Interrupt Registers for Extended SPIs, x = 0 to 31, n = 0 - 31

The GICD_INMIR<n>E characteristics are:

Purpose

Holds whether the corresponding SPI in the extended SPI range has the non-maskable property.

Configuration

This register is present only when FEAT_GICv3p1 is implemented and FEAT_GICv3_NMI is implemented. Otherwise, direct accesses to GICD_INMIR<n>E are res0.

When [GICD_TYPER](#).ESPI is 0 or [GICD_TYPER](#).NMI is 0, these registers are res0.

When [GICD_TYPER](#).ESPI is 1: the number of implemented GICD_INMIR<n>E registers is ([GICD_TYPER](#).ESPI_range+1). Registers are numbered from 0.

Attributes

GICD_INMIR<n>E is a 32-bit register.

Field descriptions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
NMI31	NMI30	NMI29	NMI28	NMI27	NMI26	NMI25	NMI24	NMI23	NMI22	NMI21	NMI20	NMI19	NMI18	NMI17	NMI16	NMI15	NMI14	NMI13	NMI12	NMI11	NMI10	NMI9	NMI8	NMI7	NMI6	NMI5	NMI4	NMI3	NMI2	NMI1	NMI0

NMI<x>, bit [x], for x = 31 to 0

Non-maskable property.

NMI<x>	Meaning
0b0	Interrupt does not have the non-maskable property.
0b1	Interrupt has the non-maskable property.

If affinity routing is disabled for the Security state of an interrupt, the bit is res0.

This bit is res0 when the corresponding interrupt is configured as Group 0.

The reset behavior of this field is:

- On a GIC reset, this field resets to 0.

For INTID m , when DIV and MOD are the integer division and modulo operations:

- The corresponding GICD_INMIR< n >E number, n , is given by $n = ((m-4096) \text{ DIV } 32)$.
- The offset of the required GICD_INMIR< n >E is $(0 \times 3B00 + (4 * n))$.
- The bit number in this register is $((m-4096) \text{ MOD } 32)$.

Accessing GICD_INMIR< n >E

When affinity routing is not enabled for the Security state of an interrupt in GICD_IGROUPR< n >E, the corresponding bit is res0.

Bits corresponding to unimplemented interrupts are RAZ/WI.

When [GICD_CTLR.DS](#)==0, bits corresponding to Group 0 and Secure Group 1 interrupts are RAZ/WI to Non-secure accesses.

Note

Implementations must ensure that an interrupt that is pending at the time of the write uses either the old value or the new value and must ensure that the interrupt is neither lost nor handled more than one time. The effect of the change must be visible in finite time.

GICD_INMIR< n >E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Distributor	Dist_base	$0 \times 3B00 + (4 * n)$	GICD_INMIR< n >E

Accesses on this interface are **RW**.

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.