AArch32 AArch32 Instructions Instru

AArch64
Instructions

Index by Encoding External Registers

GICR_ICACTIVER<n>E, Interrupt Clear-Active Registers, n = 1 - 2

The GICR ICACTIVER<n>E characteristics are:

Purpose

Removes the active state from the corresponding PPI.

Configuration

This register is present only when FEAT_GICv3p1 is implemented. Otherwise, direct accesses to GICR_ICACTIVER<n>E are res0.

A copy of this register is provided for each Redistributor.

Attributes

GICR ICACTIVER<n>E is a 32-bit register.

Field descriptions

31 30 29 28 27

Clear_active_bit31Clear_active_bit30Clear_active_bit29Clear_active_bit28Clear_active_bit27Clear_a

Clear_active_bit<x>, bit [x], for x = 31 to 0

For the extended PPIs, removes the active state to interrupt number x. Reads and writes have the following behavior:

Clear_active_bit <x></x>	Meaning
0b0	If read, indicates
	that the
	corresponding
	interrupt is not
	active, and is not
	active and
	pending.
	If written, has no
	effect.

If read, indicates 0b1 that the corresponding interrupt is active, or is active and pending. If written. deactivates the corresponding interrupt, if the interrupt is active. If the interrupt is already deactivated, the write has no effect.

The reset behavior of this field is:

• On a GIC reset, this field resets to an architecturally unknown value.

For INTID m, when DIV and MOD are the integer division and modulo operations:

- The corresponding GICR_ICACTIVER<n>E number, n, is given by n = (m-1024) DIV 32.
- The offset of the required GICR ICACTIVER<n>E is (0x200 + (4*n)).
- The bit number of the required group modifier bit in this register is (m-1024) MOD 32.

Accessing GICR ICACTIVER<n>E

When affinity routing is not enabled for the Security state of an interrupt in GICR ICACTIVER<n>E, the corresponding bit is res0.

When <u>GICD_CTLR</u>.DS==0, bits corresponding to Secure PPIs are RAZ/WI to Non-secure accesses.

Bits corresponding to unimplemented interrupts are RAZ/WI.

GICR_ICACTIVER<n>E can be accessed through the memory-mapped interfaces:

Component	Frame	Offset	Instance
GIC Redistributor		0x0380 + (4 * n)	GICR_ICACTIVER <n>E</n>

Accesses on this interface are RW.

AArch32AArch64AArch32AArch64Index byExternal RegistersRegistersRegistersInstructionsEncodingRegisters

 $28/03/2023\ 16:01;\ 72747e43966d6b97dcbd230a1b3f0421d1ea3d94$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.