AArch64
Instructions

Index by Encoding

External Registers

PMUACR_EL1, Performance Monitors User Access Control Register

The PMUACR EL1 characteristics are:

Purpose

Enables or disables EL0 access to specfic Performance Monitors.

Configuration

This register is present only when FEAT_PMUv3p9 is implemented. Otherwise, direct accesses to PMUACR EL1 are undefined.

Attributes

PMUACR EL1 is a 64-bit register.

Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36

RESO

C|P30|P29|P28|P27|P26|P25|P24|P23|P22|P21|P20|P19|P18|P17|P16|P15|P14|P13|P12|P11|P10|P9|P8|P7|P6|P5|P4|
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4

Bits [63:33]

Reserved, res0.

F<m>, bit [m+32], for m = 0 When FEAT PMUv3 ICNTR is implemented:

ELO accesses to fixed-function counter <m> enable.

F <m></m>	Meaning
0b0	If the Effective value of
	PMUSERENR_EL0.UEN is 1
	then EL0 accesses to fixed-
	function counter <m> and</m>
	associated controls are RAZ/WI.

0b1	If the Effective value of
	PMUSERENR EL0.UEN is 1
	then EL0 accesses to fixed-
	function counter <m> and</m>
	associated controls are read-
	only or read/write.

When the Effective value of PMUSERENR_EL0.UEN is 1 and PMUACR EL1.F0 is 1:

- If <u>PMUSERENR_ELO</u>.IR == 0 then <u>PMICNTR_ELO</u> and its associated controls are read/write at ELO.
- If <u>PMUSERENR_ELO</u>.IR == 1 then <u>PMICNTR_ELO</u> and its associated controls are read-only at ELO.

This field is ignored by the PE when any of the following are true:

- EL1 is using AArch32.
- PMUSERENR ELO.UEN is 0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

C, bit [31]

EL0 accesses to PMCCNTR EL0 enable.

С	Meaning
0b0	If the Effective value of
	PMUSERENR_EL0.UEN is 1 then
	ELO accesses to PMCCNTR ELO
	and associated controls are RAZ/
	WI.
0b1	If the Effective value of
	PMUSERENR ELO.UEN is 1 then
	EL0 accesses to PMCCNTR EL0
	and associated controls are read-
	only or read/write.

When the Effective value of PMUSERENR_EL0.UEN is 1 and PMUACR_EL1.C is 1:

• If <u>PMUSERENR_ELO</u>.CR == 0 then <u>PMCCNTR_ELO</u> and its associated controls are read/write at ELO.

• If <u>PMUSERENR_ELO</u>.CR == 1 then <u>PMCCNTR_ELO</u> and its associated controls are read-only at ELO.

This field is ignored by the PE when any of the following are true:

- EL1 is using AArch32.
- PMUSERENR ELO.UEN is 0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

P < m >, bit [m], for m = 30 to 0

EL0 accesses to <u>PMEVCNTR<m> EL0</u> enable.

P <m></m>	n> Meaning	
0b0	If the Effective value of	
	PMUSERENR_EL0.UEN is 1	
	then EL0 accesses to	
	$\underline{PMEVCNTR} < m > \underline{EL0}$ and	
	associated controls are RAZ/WI.	
0b1	If the Effective value of	
	PMUSERENR_EL0.UEN is 1	
	then EL0 accesses to	
	$\underline{PMEVCNTR} < m > \underline{EL0}$ and	
	associated controls are read-	
	only or read/write.	

When the Effective value of PMUSERENR_EL0.UEN is 1 and PMUACR EL1.P<m> is 1:

- If <u>PMUSERENR_ELO</u>.ER == 0 then <u>PMEVCNTR<m>_ELO</u> and its associated controls are read/write at ELO.
- If <u>PMUSERENR_ELO</u>.ER == 1 then <u>PMEVCNTR<m>_ELO</u> and its associated controls are read-only at ELO.

This field is ignored by the PE when any of the following are true:

- EL1 is using AArch32.
- PMUSERENR ELO.UEN is 0.

Accessing this field has the following behavior:

- This field reads-as-zero and ignores writes if any of the following are true:
 - All of the following are true:
 - EL2 is implemented and enabled in the current Security state.
 - $m \ge UInt(MDCR EL2.HPMN)$.
 - Accessed at EL1.
 - \circ m >= UInt(PMCR EL0.N).

• Otherwise access to this field is read/write.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

Accessing PMUACR_EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, PMUACR EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1110	0b100

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.EnPM2 == '0' then
        UNDEFINED;
    elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
'1' && boolean IMPLEMENTATION DEFINED "EL3 trap
priority when SDD == '1'" && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT2) && HaveEL(EL3) &&
SCR_EL3.FGTEn2 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT2) &&
HDFGRTR2_EL2.nPMUACR_EL1 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.EnPM2 == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
    AArch64.SystemAccessTrap(EL3, 0x18); elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = PMUACR\_EL1;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
```

```
when SDD == '1'" && MDCR EL3.EnPM2 == '0' then
        UNDEFINED;
    elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
'1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
priority when SDD == '1'" && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) && MDCR EL3.EnPM2 == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) && MDCR EL3.TPM == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED:
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = PMUACR\_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = PMUACR EL1;
```

MSR PMUACR EL1, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b000	0b1001	0b1110	0b100

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && MDCR_EL3.EnPM2 == '0' then
        UNDEFINED;
    elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
'1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
priority when SDD == '1'" && MDCR_EL3.TPM == '1' then
        UNDEFINED;
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT2) && HaveEL(EL3) &&
SCR\_EL3.FGTEn2 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT2) &&
HDFGWTR2_EL2.nPMUACR_EL1 == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && MDCR_EL2.TPM == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.EnPM2 == '0' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
```

```
if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMUACR EL1 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION_DEFINED "EL3 trap priority when SDD == '1'" && MDCR_EL3.EnPM2 == '0' then
        UNDEFINED;
    elsif Halted() && HaveEL(EL3) && EDSCR.SDD ==
'1' && boolean IMPLEMENTATION_DEFINED "EL3 trap
priority when SDD == '1'" && MDCR EL3.TPM == '1' then
        UNDEFINED;
    elsif HaveEL(EL3) && MDCR_EL3.EnPM2 == '0' then
        if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
    elsif HaveEL(EL3) && MDCR_EL3.TPM == '1' then
         if Halted() && EDSCR.SDD == '1' then
             UNDEFINED;
        else
             AArch64.SystemAccessTrap(EL3, 0x18);
    else
        PMUACR\_EL1 = X[t, 64];
elsif PSTATE.EL == EL3 then
    PMUACR EL1 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.