	<u>Sr</u>
Ps	eu

LDFF1W (vector plus immediate)

Gather load first-fault unsigned words to vector (immediate index)

Gather load with first-faulting behavior of unsigned words to active elements of a vector register from memory addresses generated by a vector base plus immediate index. The index is a multiple of 4 in the range 0 to 124. Inactive elements will not cause a read from Device memory or signal faults, and are set to zero in the destination vector.

This instruction is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

It has encodings from 2 classes: <u>32-bit element</u> and <u>64-bit element</u>

32-bit element

```
31302928272625 24 23 22212019181716151413121110 9 8 7 6 5 4 3 2 1 0

1 0 0 0 1 0 1 0 0 1 imm5 1 1 1 Pg Zn Zt

msz<1>msz<0> U ff
```

```
LDFF1W { <Zt>.S }, <Pg>/Z, [<Zn>.S{, #<imm>}]
```

```
if ! HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Zn);
integer g = UInt(Pg);
constant integer esize = 32;
constant integer msize = 32;
boolean unsigned = TRUE;
integer offset = UInt(imm5);
```

64-bit element

```
31302928272625 24 23 22212019181716151413121110 9 8 7 6 5 4 3 2 1 0

1 1 0 0 0 1 0 1 0 0 1 imm5 1 1 1 Pg Zn Zt

msz<1>msz<0> U ff
```

```
LDFF1W { <Zt>.D }, <Pg>/Z, [<Zn>.D{, #<imm>}]
```

```
if !HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Zn);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 32;
boolean unsigned = TRUE;
integer offset = UInt(imm5);
```


Operation

```
CheckNonStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(PL) mask = P[g, PL];
bits(VL) base;
bits(VL) result;
bits(VL) orig = \mathbb{Z}[t, VL];
bits (msize) data;
constant integer mbytes = msize DIV 8;
boolean fault = FALSE;
boolean faulted = FALSE;
boolean unknown = FALSE;
boolean contiguous = FALSE;
boolean tagchecked = TRUE;
AccessDescriptor accdesc = CreateAccDescSVEFF(contiguous, tagchecked);
if AnyActiveElement (mask, esize) then
    base = \mathbb{Z}[n, VL];
assert accdesc.first;
for e = 0 to elements-1
    if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
        bits(64) addr = ZeroExtend(Elem[base, e, esize], 64) + offset *
        if accdesc.first then
             // Mem[] will not return if a fault is detected for the first
             data = Mem[addr, mbytes, accdesc];
             accdesc.first = FALSE;
        else
             // MemNF[] will return fault=TRUE if access is not performed
             (data, fault) = MemNF [addr, mbytes, accdesc];
    else
         (data, fault) = (\underline{Zeros}(msize), FALSE);
    // FFR elements set to FALSE following a supressed access/fault
    faulted = faulted | fault;
    if faulted then
        ElemFFR[e, esize] = '0';
    // Value becomes CONSTRAINED UNPREDICTABLE after an FFR element is
```

```
unknown = unknown || ElemFFR[e, esize] == '0';
if unknown then
    if !fault && ConstrainUnpredictableBool(Unpredictable_SVELDNFDA
        Elem[result, e, esize] = Extend(data, esize, unsigned);
    elsif ConstrainUnpredictableBool(Unpredictable_SVELDNFZERO) the
        Elem[result, e, esize] = Zeros(esize);
    else // merge
        Elem[result, e, esize] = Elem[orig, e, esize];
else
        Elem[result, e, esize] = Extend(data, esize, unsigned);

Z[t, VL] = result;
```

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel; Build timestamp: 2023-09-18T17:56

SVE

Instructions

SME

Instructions

Index by

Encoding

Sh

<u>Pseu</u>

SIMD&FP

Instructions

Base

Instructions

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.