<u>by</u>	<u>Sh</u>
ing	<u>Pseuc</u>

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

# ST1D (scalar plus vector)

Scatter store doublewords from a vector (vector index)

Scatter store of doublewords from the active elements of a vector register to the memory addresses generated by a 64-bit scalar base plus vector index. The index values are optionally first sign or zero-extended from 32 to 64 bits and then optionally multiplied by 8. Inactive elements are not written to memory.

This instruction is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

It has encodings from 4 classes: <u>32-bit unpacked scaled offset</u>, <u>32-bit unpacked unscaled offset</u>, <u>64-bit scaled offset</u> and <u>64-bit unscaled offset</u>

### 32-bit unpacked scaled offset

```
31302928272625 24 23 22212019181716151413121110 9 8 7 6 5 4 3 2 1 0

1 1 0 0 1 0 1 1 0 1 Zm 1 xs 0 Pg Rn Zt

msz<1>msz<0>
```

```
ST1D { <Zt>.D }, <Pg>, [<Xn | SP>, <Zm>.D, <mod> #3]
```

```
if !HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 64;
constant integer offs_size = 32;
boolean offs_unsigned = xs == '0';
integer scale = 3;
```

#### 32-bit unpacked unscaled offset

```
ST1D \{ \langle Zt \rangle, D \}, \langle Pg \rangle, [\langle Xn | SP \rangle, \langle Zm \rangle, D, \langle mod \rangle]
```

```
if !HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 64;
constant integer offs_size = 32;
boolean offs_unsigned = xs == '0';
integer scale = 0;
```

#### 64-bit scaled offset

31302928272625	24	23	2221	2019181716	15 14 13	121110	98765	4 3 2 1 0
1 1 1 0 0 1 0	1	1	0 1	Zm	1 0 1	Pg	Rn	Zt

msz<1>msz<0>

```
ST1D { <Zt>.D }, <Pg>, [<Xn | SP>, <Zm>.D, LSL #3]
```

```
if !HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 64;
constant integer offs_size = 64;
boolean offs_unsigned = TRUE;
integer scale = 3;
```

#### 64-bit unscaled offset

1 1 1 0 0 1 0 1 1 1 0 0 7 7 1 0 1 0 0	31302928272625	24	23	2221	2019181716	151413	121110	9 8 7 6 5	4 3 2 1 0
	1 1 1 0 0 1 0	1	1	0 0	Zm	1 0 1	Pg	Rn	Zt

msz<1>msz<0>

## ST1D { <Zt>.D }, <Pg>, [<Xn | SP>, <Zm>.D]

```
if !HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Zm);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 64;
constant integer offs_size = 64;
boolean offs_unsigned = TRUE;
integer scale = 0;
```

## **Assembler Symbols**

<Zt> Is the name of the scalable vector register to be

transferred, encoded in the "Zt" field.

<Pg> Is the name of the governing scalable predicate register P0-

P7, encoded in the "Pg" field.

<Xn|SP> Is the 64-bit name of the general-purpose base register or

stack pointer, encoded in the "Rn" field.

<Zm> Is the name of the offset scalable vector register, encoded in

the "Zm" field.

<mod>

Is the index extend and shift specifier, encoded in "xs":

XS	<mod></mod>
0	UXTW
1	SXTW

## **Operation**

```
CheckNonStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(64) base;
bits(PL) mask = P[q, PL];
bits(VL) offset;
bits(VL) src;
constant integer mbytes = msize DIV 8;
boolean contiguous = FALSE;
boolean nontemporal = FALSE;
boolean tagchecked = TRUE;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescSVE</u>(<u>MemOp_STORE</u>, nontemporal, o
if !AnyActiveElement (mask, esize) then
    if n == 31 && ConstrainUnpredictableBool (Unpredictable_CHECKSPNONEA
         CheckSPAlignment();
else
    if n == 31 then <a href="CheckSPAlignment">CheckSPAlignment</a>();
    base = if n == 31 then SP[] else X[n, 64];
    offset = \mathbb{Z}[m, VL];
    src = \underline{Z}[t, VL];
for e = 0 to elements-1
    if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
         integer off = Int(Elem[offset, e, esize] < offs_size-1:0>, offs_unsign
         bits(64) addr = base + (off << scale);</pre>
         Mem[addr, mbytes, accdesc] = Elem[src, e, esize] < msize-1:0>;
```

### **Operational information**

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then if PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

<u>Base SIMD&FP SVE SME Index by Instructions Instructions Instructions Instructions</u>

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Sh

**Pseu** 

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.