<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Sh Pseu

HINT

Hint instruction is for the instruction set space that is reserved for architectural hint instructions.

Some encodings described here are not allocated in this revision of the architecture, and behave as NOPs. These encodings might be allocated to other hint functionality in future revisions of the architecture and therefore must not be used by software.

HINT #<imm>

```
SystemHintOp op;
case CRm:op2 of
    when '0000 000' op = SystemHintOp_NOP;
    when '0000 001' op = SystemHintOp_YIELD;
    when '0000 010' op = SystemHintOp_WFE;
    when '0000 011' op = SystemHintOp_WFI;
    when '0000 100' op = SystemHintOp_SEV;
    when '0000 101' op = <a href="SystemHintOp_SEVL">SystemHintOp_SEVL</a>;
    when '0000 110'
         if !IsFeatureImplemented(FEAT_DGH) then EndOfInstruction();
         op = <u>SystemHintOp_DGH</u>;
    when '0000 111' SEE "XPACLRI";
    when '0001 xxx'
         case op2 of
              when '000' SEE "PACIA1716";
              when '010' SEE "PACIB1716";
              when '100' SEE "AUTIA1716";
              when '110' SEE "AUTIB1716";
              otherwise <a href="EndOfInstruction"><u>EndOfInstruction</u>();</a>
    when '0010 000'
         if !IsFeatureImplemented(FEAT_RAS) then <a href="EndOfInstruction">EndOfInstruction</a>();
         op = <u>SystemHintOp_ESB</u>;
    when '0010 001'
         if !IsFeatureImplemented(FEAT SPE) then EndOfInstruction();
         op = <u>SystemHintOp_PSB</u>;
    when '0010 010'
         if !IsFeatureImplemented(FEAT_TRF) then <a href="EndOfInstruction">EndOfInstruction</a>();
         op = <u>SystemHintOp_TSB</u>;
    when '0010 011'
         if !IsFeatureImplemented(FEAT_GCS) then EndOfInstruction();
         op = <u>SystemHintOp_GCSB</u>;
    when '0010 100'
         op = <u>SystemHintOp_CSDB</u>;
    when '0010 110'
         if !IsFeatureImplemented(FEAT_CLRBHB) then
              EndOfInstruction();
         op = <u>SystemHintOp_CLRBHB</u>;
    when '0011 xxx'
         case op2 of
```

```
when '000' SEE "PACIAZ";
        when '001' SEE "PACIASP";
        when '010' SEE "PACIBZ"
        when '011' SEE "PACIBSP";
        when '100' SEE "AUTIAZ";
        when '101' SEE "AUTIASP";
        when '110' SEE "AUTIBZ";
        when '111' SEE "AUTIBSP";
when '0100 xx0'
    op = SystemHintOp_BTI;
    // Check branch target compatibility between BTI instruction ar
    SetBTypeCompatible (BTypeCompatible_BTI (op2<2:1>));
when '0101 000'
    if !IsFeatureImplemented(FEAT_CHK) then <a href="EndOfInstruction">EndOfInstruction</a>();
    op = SystemHintOp_CHKFEAT;
otherwise EndOfInstruction();
```

Assembler Symbols

<imm>

Is a 7-bit unsigned immediate, in the range 0 to 127, encoded in the "CRm:op2" field.

The encodings that are allocated to architectural hint functionality are described in the 'Hints' table in the 'Index by Encoding'.

Note

For allocated encodings of "CRm:op2":

- A disassembler will disassemble the allocated instruction, rather than the HINT instruction.
- An assembler may support assembly of allocated encodings using HINT with the corresponding <imm> value, but it is not required to do so.

Operation

```
case op of
  when SystemHintOp YIELD
    Hint Yield();

when SystemHintOp DGH
    Hint DGH();

when SystemHintOp WFE
    integer localtimeout = 1 << 64;  // No local timeout event is
    Hint WFE(localtimeout, WFxType WFE);

when SystemHintOp WFI
    integer localtimeout = 1 << 64;  // No local timeout event is
    Hint WFI(localtimeout, WFxType WFI);</pre>
```

```
when SystemHintOp SEV
    SendEvent();
when SystemHintOp_SEVL
    SendEventLocal();
when SystemHintOp_ESB
    if IsFeatureImplemented(FEAT_TME) && TSTATE.depth > 0 then
        FailTransaction(TMFailure_ERR, FALSE);
    SynchronizeErrors();
    AArch64.ESBOperation();
    if PSTATE.EL IN {EL0, EL1} && EL2Enabled() then AArch64.vESBOpe
    TakeUnmaskedSErrorInterrupts();
when SystemHintOp_PSB
    ProfilingSynchronizationBarrier();
when SystemHintOp_TSB
    TraceSynchronizationBarrier();
when SystemHintOp GCSB
    GCSSynchronizationBarrier();
when SystemHintOp_CHKFEAT
    \underline{X}[16, 64] = \underline{AArch64.ChkFeat}(\underline{X}[16, 64]);
when SystemHintOp_CSDB
    ConsumptionOfSpeculativeDataBarrier();
when SystemHintOp_CLRBHB
    Hint_CLRBHB();
when SystemHintOp_BTI
    SetBTypeNext('00');
when SystemHintOp_NOP
            // do nothing
    return;
otherwise
    Unreachable();
```

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Sh

Pseu

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.