AArch64
Instructions

Index by Encoding External Registers

# VSTCR\_EL2, Virtualization Secure Translation Control Register

The VSTCR EL2 characteristics are:

## **Purpose**

The control register for stage 2 of the Secure EL1&0 translation regime.

## **Configuration**

This register is present only when FEAT\_SEL2 is implemented. Otherwise, direct accesses to VSTCR EL2 are undefined.

This register has no effect if EL2 is not enabled in the current Security state.

### **Attributes**

VSTCR EL2 is a 64-bit register.

## Field descriptions

63	62 6	51	60 59 58 57 56 55 54 53 52 51 50 49 48	4746	<u>45 44 43 42 41</u>	40	<u> 393</u>	337	36	<u>353</u>	34_	33	32
RESO SL2								5L2	RES0				
RES1	SAS	W	RES0	TG0	RES0		SLO	)		T	05	Z	
31	30 2	29	28272625242322212019181716	1514	13121110 9	8	7 6	5 5	4	3 :	2	1	0

Any of the bits in VSTCR EL2 are permitted to be cached in a TLB.

#### Bits [63:34]

Reserved, res0.

#### SL2, bit [33]

When FEAT\_D128 is implemented and VTCR EL2.D128 == 1:

This field is IGNORED.

# When FEAT\_LPA2 is implemented and (FEAT\_D128 is not implemented or VTCR\_EL2.D128 == 0):

Starting level of the Secure stage 2 translation lookup controlled by VSTCR EL2.

If <u>VTCR\_EL2</u>.DS == 1, then VSTCR\_EL2.SL2, in combination with VSTCR\_EL2.SL0, gives encodings for the Secure stage 2 translation table walk initial lookup level.

If  $\underline{VTCR}$   $\underline{EL2}$ .DS == 0, then VSTCR  $\underline{EL2}$ .SL2 is res0.

If the translation granule size is not 4KB, then this field is res0.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Reserved, res0.

#### Bit [32]

Reserved, res0.

#### Bit [31]

Reserved, res1.

#### **SA**, bit [30]

Secure stage 2 translation output address space.

SA	Meaning
0b0	All stage 2 translations for the
	Secure IPA space access the
	Secure PA space.
0b1	All stage 2 translations for the
	Secure IPA space access the Non-
	secure PA space.

When the value of VSTCR\_EL2.SW is 1, this bit behaves as 1 for all purposes other than reading back the value of the bit.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### SW, bit [29]

Secure stage 2 translation address space.

SW	Meaning	

0b0	All stage 2 translation table walks
	for the Secure IPA space are to the
	Secure PA space.
0b1	All stage 2 translation table walks for the Secure IPA space are to the
	Non-secure PA space.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### Bits [28:16]

Reserved, res0.

#### TG0, bits [15:14]

Secure stage 2 granule size for <u>VSTTBR\_EL2</u>.

TG0	Meaning
0b00	4KB.
0b01	64KB.
0b10	16KB.

Other values are reserved.

If FEAT\_GTG is implemented, <u>ID\_AA64MMFR0\_EL1</u>.{TGran4\_2, TGran16\_2, TGran64\_2} indicate which granule sizes are supported for stage 2 translation.

If FEAT\_GTG is not implemented, <u>ID\_AA64MMFR0\_EL1</u>.{TGran4, TGran16, TGran64} indicate which granule sizes are supported.

If the value is programmed to either a reserved value, or a size that has not been implemented, then for all purposes other than read back from this register, the hardware will treat the field as if it has been programmed to an implementation defined choice of the sizes that has been implemented.

It is implementation defined whether the value read back is the value programmed or the value that corresponds to the size chosen.

The reset behavior of this field is:

 On a Warm reset, this field resets to an architecturally unknown value.

#### Bits [13:8]

Reserved, res0.

# SL0, bits [7:6] When FEAT\_TTST is implemented and (FEAT\_D128 is not implemented or VTCR EL2.D128 == 0):

Starting level of the Secure stage 2 translation lookup, controlled by VSTCR\_EL2. The meaning of this field depends on the value of VSTCR\_EL2.TG0.

SL0	Meaning
0b00	If VSTCR_EL2.TG0 is 0b00 (4KB
	granule):

- If FEAT\_LPA2 is not implemented, start at level 2.
- If FEAT\_LPA2 is implemented and VSTCR\_EL2.SL2 is 0b0, start at level 2.
- If FEAT\_LPA2 is implemented and VSTCR\_EL2.SL2 is 0b1, start at level -1.

If VSTCR\_EL2.TG0 is 0b10 (16KB granule) or 0b01 (64KB granule), start at level 3.

0b01 If VSTCR\_EL2.TG0 is 0b00 (4KB granule):

- If FEAT\_LPA2 is not implemented, start at level 1.
- If FEAT\_LPA2 is implemented and VSTCR\_EL2.SL2 is 0b0, start at level 1.
- If FEAT\_LPA2 is implemented, the combination of VSTCR\_EL2.SL0 == 01 and VSTCR\_EL2.SL2 == 1 is reserved.

If VSTCR\_EL2.TG0 is 0b10 (16KB granule) or 0b01 (64KB granule), start at level 2.

- 0b10 If VSTCR\_EL2.TG0 is 0b00 (4KB granule):
  - If FEAT\_LPA2 is not implemented, start at level 0.
  - If FEAT\_LPA2 is implemented and VSTCR\_EL2.SL2 is 0b0, start at level 0.
  - If FEAT\_LPA2 is implemented, the combination of VSTCR\_EL2.SL0 == 10 and VSTCR\_EL2.SL2 == 1 is reserved.

If VSTCR\_EL2.TG0 is 0b10 (16KB granule) or 0b01 (64KB granule), start at level 1.

- 0b11 If VSTCR\_EL2.TG0 is 0b00 (4KB granule):
  - If FEAT\_LPA2 is not implemented, start at level 3.
  - If FEAT\_LPA2 is implemented and VSTCR\_EL2.SL2 is 0b0, start at level 3.
  - If FEAT\_LPA2 is implemented, the combination of VSTCR\_EL2.SL0 == 11 and VSTCR\_EL2.SL2 == 1 is reserved.

If VSTCR\_EL2.TG0 is 0b10 (16KB granule) and FEAT\_LPA2 is implemented, start at level 0.

If this field is programmed to a value that is not consistent with the programming of VSTCR\_EL2.T0SZ, then a stage 2 level 0 Translation fault is generated.

The reset behavior of this field is:

 On a Warm reset, this field resets to an architecturally unknown value.

#### Otherwise:

Starting level of the Secure stage 2 translation lookup, controlled by VSTCR\_EL2. The meaning of this field depends on the value of VSTCR\_EL2.TG0.

SL0	Meaning
0b00	If VSTCR_EL2.TG0 is 0b00 (4KB
	granule), start at level 2. If
	VSTCR_EL2.TG0 is 0b10 (16KB
	granule) or 0b01 (64KB granule),
	start at level 3.
0b01	If VSTCR_EL2.TG0 is 0b00 (4KB
	granule), start at level 1. If
	VSTCR_EL2.TG0 is 0b10 (16KB
	granule) or 0b01 (64KB granule),
	start at level 2.
0b10	If VSTCR_EL2.TG0 is 0b00 (4KB
	granule), start at level 0. If
	VSTCR_EL2.TG0 is 0b10 (16KB
	granule) or 0b01 (64KB granule),
	start at level 1.

All other values are reserved. If this field is programmed to a reserved value, or to a value that is not consistent with the programming of VSTCR\_EL2.T0SZ, then a stage 2 level 0 Translation fault is generated.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

#### TOSZ, bits [5:0]

The size offset of the memory region addressed by  $\underline{\text{VSTTBR\_EL2}}$ . The region size is  $2^{(64\text{-}T0SZ)}$  bytes.

The maximum and minimum possible values for this field depend on the level of translation table and the memory translation granule size, as described in the AArch64 Virtual Memory System Architecture chapter.

If this field is programmed to a value that is not consistent with the programming of SLO, then a stage 2 level 0 Translation fault is generated.

For the 4KB translation granule, if FEAT\_LPA2 is implemented and this field is less than 16, the translation table walk begins with a level -1 initial lookup.

For the 16KB translation granule, if FEAT\_LPA2 is implemented and this field is less than 17, the translation table walk begins with a level 0 initial lookup.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

## **Accessing VSTCR EL2**

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, VSTCR\_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0010	0b0110	0b010

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if !IsCurrentSecurityState(SS_Secure) then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.<NV2,NV> == '11'
then
        X[t, 64] = NVMem[0x048];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if !IsCurrentSecurityState(SS_Secure) then
        UNDEFINED;
    else
        X[t, 64] = VSTCR EL2;
elsif PSTATE.EL == EL3 then
    if SCR_EL3.EEL2 == '0' then
        UNDEFINED;
    else
        X[t, 64] = VSTCR\_EL2;
```

# MSR VSTCR EL2, <Xt>

op0	op1	CRn	CRm	op2		
0b11	0b100	0b0010	0b0110	0b010		

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if !IsCurrentSecurityState(SS_Secure) then
        UNDEFINED;
    elsif EL2Enabled() && HCR_EL2.<NV2,NV> == '11'
then
        NVMem[0x048] = X[t, 64];
    elsif EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    if !IsCurrentSecurityState(SS_Secure) then
        UNDEFINED;
    else
        VSTCR\_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    if SCR_EL3.EEL2 == '0' then
        UNDEFINED;
    else
        VSTCR\_EL2 = X[t, 64];
```

AArch32 AArch64 AA Registers Registers Inst

AArch32 Instructions I

AArch64 Index by Instructions Encoding

External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.