AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

# TRCVIIECTLR, ViewInst Include/Exclude Control Register

The TRCVIIECTLR characteristics are:

## **Purpose**

Use this to select, or read, the Address Range Comparators for the ViewInst include/exclude function.

## **Configuration**

External register TRCVIIECTLR bits [31:0] are architecturally mapped to AArch64 System register TRCVIIECTLR[31:0].

This register is present only when FEAT\_ETE is implemented, FEAT\_TRC\_EXT is implemented and UInt(TRCIDR4.NUMACPAIRS) > 0. Otherwise, direct accesses to TRCVIIECTLR are res0.

### **Attributes**

TRCVIIECTLR is a 32-bit register.

## Field descriptions

3130292827262524	23	22	21	20	19	18	17
RES0	EXCLUDE[7]	EXCLUDE[6]	EXCLUDE[5]	EXCLUDE[4]	EXCLUDE[3]	EXCLUDE[2]	<b>EXCLUDE</b> [

#### Bits [31:24]

Reserved, res0.

### EXCLUDE[<m>], bit [m+16], for m = 7 to 0

Exclude Address Range Comparator <m>. Selects whether Address Range Comparator <m> is in use with the ViewInst exclude function.

EXCLUDE[ <m>]</m>	Meaning
-------------------	---------

0d0	The address range
	that Address Range
	Comparator <m></m>
	defines, is not
	selected for the
	ViewInst exclude
	function.
0b1	The address range
	that Address Range
	Comparator <m></m>
	defines, is selected
	for the ViewInst
	exclude function.

This bit is res0 if  $m \ge TRCIDR4$ .NUMACPAIRS.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

#### Bits [15:8]

Reserved, res0.

#### INCLUDE[< m>], bit [m], for m = 7 to 0

Include Address Range Comparator <m>.

Selects whether Address Range Comparator <m> is in use with the ViewInst include function.

Selecting no comparators for the ViewInst include function indicates that all instructions are included by default.

The ViewInst exclude function then indicates which ranges are excluded.

INCLUDE[ <m>]</m>	Meaning
0b0	The address range
	that Address Range
	Comparator <m></m>
	defines, is not
	selected for the
	ViewInst include
	function.
0b1	The address range
	that Address Range
	Comparator <m></m>
	defines, is selected
	for the ViewInst
	include function.

This bit is res0 if  $m \ge TRCIDR4.NUMACPAIRS$ .

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

## **Accessing TRCVIIECTLR**

Must be programmed if <u>TRCIDR4</u>.NUMACPAIRS > 0b0000.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

#### TRCVIIECTLR can be accessed through the external debug interface:

Component	Offset	Instance
ETE	0x084	TRCVIIECTLR

This interface is accessible as follows:

- When OSLockStatus(), or !AllowExternalTraceAccess() or ! IsTraceCorePowered(), accesses to this register generate an error response.
- Otherwise, accesses to this register are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	<b>External</b>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.