| <u>Base</u> | SIMD&FP | <u>SVE</u> | <u>SME</u> | Index by |
|---------------------|---------------------|---------------------|---------------------|-----------------|
| <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | <u>Instructions</u> | Encoding |

Pseu

FRINTP

Multi-vector floating-point round to integral value, toward plus Infinity

Round up to an integral floating-point value, each element of the two or four source vectors, and place the results in the corresponding elements of the two or four destination vectors.

This instruction follows SME2 floating-point numerical behaviors corresponding to instructions that place their results in one or more SVE Z vectors.

This instruction is unpredicated.

It has encodings from 2 classes: <u>Two registers</u> and <u>Four registers</u>

Two registers (FEAT_SME2)

```
FRINTP { \langle zd1 \rangle. S-\langle zd2 \rangle. S }, { \langle zn1 \rangle. S-\langle zn2 \rangle. S }
```

```
if !HaveSME2() then UNDEFINED;
integer n = UInt(Zn:'0');
integer d = UInt(Zd:'0');
constant integer nreg = 2;
boolean exact = FALSE;
FPRounding rounding = FPRounding POSINF;
```

Four registers (FEAT_SME2)

```
FRINTP { \langle Zd1 \rangle . S - \langle Zd4 \rangle . S }, { \langle Zn1 \rangle . S - \langle Zn4 \rangle . S }
```

```
if ! HaveSME2() then UNDEFINED;
integer n = UInt(Zn:'00');
integer d = UInt(Zd:'00');
constant integer nreg = 4;
boolean exact = FALSE;
FPRounding rounding = FPRounding_POSINF;
```

Assembler Symbols

< 7.d1 >

For the two registers variant: is the name of the first destination scalable vector register of a multi-vector sequence, encoded as "Zd" times 2.

For the four registers variant: is the name of the first destination scalable vector register of a multi-vector sequence, encoded as "Zd" times 4. <Zd4>Is the name of the fourth destination scalable vector register of a multi-vector sequence, encoded as "Zd" times 4 plus 3. <Zd2> Is the name of the second destination scalable vector register of a multi-vector sequence, encoded as "Zd" times 2 plus 1. < 7.n1 >For the two registers variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zn" times 2. For the four registers variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zn" times 4. < 7.n4 >Is the name of the fourth scalable vector register of a multivector sequence, encoded as "Zn" times 4 plus 3. <Zn2>Is the name of the second scalable vector register of a multi-vector sequence, encoded as "Zn" times 2 plus 1.

Operation

```
CheckStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer elements = VL DIV 32;
array [0..3] of bits(VL) results;

for r = 0 to nreg-1
    bits(VL) operand = Z[n+r, VL];
    for e = 0 to elements-1
        bits(32) element = Elem[operand, e, 32];
        Elem[results[r], e, 32] = FPRoundInt(element, FPCR[], rounding,

for r = 0 to nreg-1
    Z[d+r, VL] = results[r];
```

Sh

Pseu

 $Internal\ version\ only:\ is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.