AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers

TRCVMIDCCTLR0, Virtual Context Identifier Comparator Control Register 0

The TRCVMIDCCTLR0 characteristics are:

Purpose

Virtual Context Identifier Comparator mask values for the TRCVMIDCVR<n> registers, where n=0-3.

Configuration

AArch64 System register TRCVMIDCCTLR0 bits [31:0] are architecturally mapped to External register TRCVMIDCCTLR0[31:0].

This register is present only when FEAT_ETE is implemented, FEAT_TRC_SR is implemented, UInt(TRCIDR4.NUMVMIDC) > 0x0 and UInt(TRCIDR2.VMIDSIZE) > 0. Otherwise, direct accesses to TRCVMIDCCTLR0 are undefined.

Attributes

TRCVMIDCCTLR0 is a 64-bit register.

Field descriptions

| 63 | 62 | 61 | 60 | 59 | 58 | 57 | 56 | 55 | 54 |
|----------|----------|----------|----------|----------|----------|----------|----------|---------|----------|
| | | | | | | | | | |
| COMP3[7] | COMP3[6] | COMP3[5] | COMP3[4] | COMP3[3] | COMP3[2] | COMP3[1] | COMP3[0] | COMP2[7 | 7]COMP2[|

26

27

25

Bits [63:32]

Reserved, res0.

COMP3[<m>], bit [m+24], for m = 7 to 0 When UInt(TRCIDR4.NUMVMIDC) > 3:

TRCVMIDCVR3 mask control. Specifies the mask value that the trace unit applies to TRCVMIDCVR3. Each bit in this field corresponds to a byte in TRCVMIDCVR3.

28

| 0d0 | The trace unit includes TRCVMIDCVR3[(m×8+7):(m×8)] when it performs the Virtual context identifier comparison. |
|-----|--|
| 0b1 | The trace unit ignores TRCVMIDCVR3[(m× 8+7):(m×8)] when it performs the Virtual context identifier comparison. |

This bit is res0 if $m \ge TRCIDR2.VMIDSIZE$.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

COMP2[<m>], bit [m+16], for m = 7 to 0 When UInt(TRCIDR4.NUMVMIDC) > 2:

TRCVMIDCVR2 mask control. Specifies the mask value that the trace unit applies to TRCVMIDCVR2. Each bit in this field corresponds to a byte in TRCVMIDCVR2.

| COMP2[<m>]</m> | Meaning |
|-----------------|---|
| 0d0 | The trace unit includes |
| | TRCVMIDCVR2[(m× |
| | $8+7$):(m \tilde{A} — 8)] when it |
| | performs the Virtual |
| | context identifier |
| | comparison. |
| 0b1 | The trace unit ignores |
| | TRCVMIDCVR2[(m× |
| | $8+7$):(m \tilde{A} — 8)] when it |
| | performs the Virtual |
| | context identifier |
| | comparison. |

This bit is res0 if $m \ge TRCIDR2.VMIDSIZE$.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

COMP1[<m>], bit [m+8], for m = 7 to 0 When UInt(TRCIDR4.NUMVMIDC) > 1:

TRCVMIDCVR1 mask control. Specifies the mask value that the trace unit applies to TRCVMIDCVR1. Each bit in this field corresponds to a byte in TRCVMIDCVR1.

| COMP1[<m>]</m> | Meaning |
|-----------------|---|
| 0b0 | The trace unit includes |
| | TRCVMIDCVR1[(m× |
| | $8+7$):(m \tilde{A} — 8)] when it |
| | performs the Virtual |
| | context identifier |
| | comparison. |
| 0b1 | The trace unit ignores |
| | TRCVMIDCVR1[(m× |
| | $8+7$:(m \tilde{A} — 8)] when it |
| | performs the Virtual |
| | context identifier |
| | comparison. |

This bit is res0 if $m \ge TRCIDR2.VMIDSIZE$.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

COMP0[<m>], bit [m], for m = 7 to 0 When UInt(TRCIDR4.NUMVMIDC) > 0:

TRCVMIDCVR0 mask control. Specifies the mask value that the trace unit applies to TRCVMIDCVR0. Each bit in this field corresponds to a byte in TRCVMIDCVR0.

| COMP0[<m>]</m> | Meaning |
|-----------------|---|
| 0b0 | The trace unit includes |
| | TRCVMIDCVR0[(m× |
| | $8+7$):(m \tilde{A} — 8)] when it |
| | performs the Virtual |
| | context identifier |
| | comparison. |

| O1- 1 | The trees unit igneres |
|-------|--------------------------|
| 0b1 | The trace unit ignores |
| | TRCVMIDCVR0[(m× |
| | 8+7):(mÃ -8)] when it |
| | performs the Virtual |
| | context identifier |
| | comparison. |

This bit is res0 if $m \ge TRCIDR2.VMIDSIZE$.

The reset behavior of this field is:

• On a Trace unit reset, this field resets to an architecturally unknown value.

Otherwise:

Reserved, res0.

Accessing TRCVMIDCCTLR0

If software uses the $\overline{\text{TRCVMIDCVR}}$ registers, where n=0-3, then it must program this register.

If software sets a mask bit to 1 then it must program the relevant byte in $\underline{TRCVMIDCVR} < n >$ to 0×00 .

If any bit is 1 and the relevant byte in $\underline{TRCVMIDCVR} < n >$ is not 0×00 , the behavior of the Virtual Context Identifier Comparator is constrained unpredictable. In this scenario the comparator might match unexpectedly or might not match.

Writes are constrained unpredictable if the trace unit is not in the Idle state.

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, TRCVMIDCCTLR0

| op0 | op1 | CRn | CRm | op2 |
|------|-------|--------|--------|-------|
| 0b10 | 0b001 | 0b0011 | 0b0010 | 0b010 |

```
if PSTATE.EL == ELO then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
    && boolean IMPLEMENTATION_DEFINED "EL3 trap priority
when SDD == '1'" && CPTR_EL3.TTA == '1' then
```

```
UNDEFINED;
    elsif CPACR_EL1.TTA == '1' then
        AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT FGT) && (!HaveEL(EL3) | |
SCR_EL3.FGTEn == '1') && HDFGRTR_EL2.TRC == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED:
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCVMIDCCTLR0;
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR_EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCVMIDCCTLR0;
elsif PSTATE.EL == EL3 then
    if CPTR EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        X[t, 64] = TRCVMIDCCTLR0;
```

MSR TRCVMIDCCTLR0, <Xt>

| op0 | op1 | CRn | CRm | op2 | |
|------|-------|--------|--------|-------|--|
| 0b10 | 0b001 | 0b0011 | 0b0010 | 0b010 | |

```
IsFeatureImplemented(FEAT FGT) && (!HaveEL(EL3)
SCR EL3.FGTEn == '1') && HDFGWTR EL2.TRC == '1' then
    AArch64.SystemAccessTrap(EL2, 0x18);
elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCVMIDCCTLR0 = X[t, 64];
elsif PSTATE.EL == EL2 then
    if Halted() && HaveEL(EL3) && EDSCR.SDD == '1'
&& boolean IMPLEMENTATION DEFINED "EL3 trap priority
when SDD == '1'" && CPTR EL3.TTA == '1' then
        UNDEFINED;
    elsif CPTR EL2.TTA == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif HaveEL(EL3) && CPTR_EL3.TTA == '1' then
        if Halted() && EDSCR.SDD == '1' then
            UNDEFINED;
        else
            AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCVMIDCCTLR0 = X[t, 64];
elsif PSTATE.EL == EL3 then
    if CPTR_EL3.TTA == '1' then
        AArch64.SystemAccessTrap(EL3, 0x18);
    else
        TRCVMIDCCTLR0 = X[t, 64];
```

AArch32AArch64AArch32AArch64Index byExternalRegistersRegistersInstructionsInstructionsEncodingRegisters

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.