

BTI

Branch Target Identification. A BTI instruction is used to guard against the execution of instructions which are not the intended target of a branch.

Outside of a guarded memory region, a BTI instruction executes as a NOP.

Within a guarded memory region while *PSTATE*.BTTYPE != 0b00, a BTI instruction compatible with the current value of *PSTATE*.BTTYPE will not generate a Branch Target Exception and will allow execution of subsequent instructions within the memory region.

The operand <targets> passed to a BTI instruction determines the values of *PSTATE*.BTTYPE which the BTI instruction is compatible with.

Note

Within a guarded memory region, when *PSTATE*.BTTYPE != 0b00, all instructions will generate a Branch Target Exception, other than BRK, BTI, HLT, PACIASP, and PACIBSP, which might not. See the individual instructions for more information.

System (FEAT_BTI)

| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|-----|----|----|----|----|----|---|---|---|---|---|---|---|---|---|---|
| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | x | x | 0 | 1 | 1 | 1 | 1 |
| CRm | | | | | | | | | | | | | | | | op2 | | | | | | | | | | | | | | | |

BTI {<targets>}

```
SystemHintOp op;
```

```
if CRm:op2 == '0100 xx0' then
```

```
    op = SystemHintOp\_BTI;
```

```
    // Check branch target compatibility between BTI instruction and PS
```

```
    SetBTypeCompatible(BTypeCompatible\_BTI(op2<2:1>));
```

```
else
```

```
    EndOfInstruction();
```

Assembler Symbols

<targets>

Is the type of indirection, encoded in “op2<2:1>”:

| op2<2:1> | <targets> |
|----------|-----------|
| 00 | (omitted) |
| 01 | c |
| 10 | j |
| 11 | jc |

Operation

```
case op of
  when SystemHintOp\_YIELD
    Hint\_Yield();

  when SystemHintOp\_DGH
    Hint\_DGH();

  when SystemHintOp\_WFE
    integer localtimeout = 1 << 64;    // No local timeout event is
    Hint\_WFE(localtimeout, WFXType\_WFE);

  when SystemHintOp\_WFI
    integer localtimeout = 1 << 64;    // No local timeout event is
    Hint\_WFI(localtimeout, WFXType\_WFI);

  when SystemHintOp\_SEV
    SendEvent();

  when SystemHintOp\_SEVL
    SendEventLocal();

  when SystemHintOp\_ESB
    if IsFeatureImplemented(FEAT_TME) && TSTATE.depth > 0 then
      FailTransaction(TMFailure\_ERR, FALSE);
      SynchronizeErrors();
      AArch64.ESBOperation();
      if PSTATE.EL IN {EL0, EL1} && EL2Enabled() then AArch64.vESBOper
      TakeUnmaskedSErrorInterrupts();

  when SystemHintOp\_PSB
    ProfilingSynchronizationBarrier();

  when SystemHintOp\_TSB
    TraceSynchronizationBarrier();

  when SystemHintOp\_GCSB
    GCSSynchronizationBarrier();

  when SystemHintOp\_CHKFEAT
    X[16, 64] = AArch64.ChkFeat(X[16, 64]);

  when SystemHintOp\_CSDB
    ConsumptionOfSpeculativeDataBarrier();

  when SystemHintOp\_CLRBHB
    Hint\_CLRBHB();

  when SystemHintOp\_BTI
    SetBTypeNext('00');

  when SystemHintOp\_NOP
    return;    // do nothing

  otherwise
    Unreachable();
```

[Base
Instructions](#)

[SIMD&FP
Instructions](#)

[SVE
Instructions](#)

[SME
Instructions](#)

[Index by
Encoding](#)

[Sh
Pseu](#)

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode
no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56

Copyright Â© 2010-2023 Arm Limited or its affiliates. All rights reserved. This
document is Non-Confidential.