External

Registers

# **DLR\_ELO, Debug Link Register**

The DLR EL0 characteristics are:

#### **Purpose**

In Debug state, holds the address to restart from.

## **Configuration**

AArch64 System register DLR\_EL0 bits [31:0] are architecturally mapped to AArch32 System register DLR[31:0].

#### **Attributes**

DLR EL0 is a 64-bit register.

#### Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

03 02 01 00 39 36 37 30 33 34 33 32 31 30 49 46 47 40 43 44 43 42 41 40 39 36 37 30 33 34 33 32
Restart address
nestart dadress
Restart address

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### Bits [63:0]

Restart address.

## Accessing DLR\_EL0

Accesses to this register use the following encodings in the System register encoding space:

## MRS <Xt>, DLR\_EL0

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0101	0b001

```
if !Halted() then
    UNDEFINED;
else
    X[t, 64] = DLR_ELO;
```

# MSR DLR\_EL0, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b011	0b0100	0b0101	0b001

```
if !Halted() then
    UNDEFINED;
else
    DLR_EL0 = X[t, 64];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64 Instructions Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.