MSMON_CFG_CSU_CTL, MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register

The MSMON CFG CSU CTL characteristics are:

Purpose

Controls the CSU monitor selected by MSMON CFG MON SEL.

MSMON_CFG_CSU_CTL_s controls the Secure cache storage usage monitor instance selected by the Secure instance of MSMON_CFG_CSU_CTL_ns controls Non-secure cache storage usage monitor instance selected by the Non-secure instance of MSMON_CFG_CSU_CTL_rt controls the monitor configuration for the Root PARTID selected by the Root instance of MSMON_CFG_CSU_CTL_rl controls the monitor configuration for the Realm PARTID selected by the Realm instance of MSMON_CFG_CSU_CTL_rl controls the monitor configuration for the Realm PARTID selected by the Realm instance of MSMON_CFG_MON_SEL.

If <u>MPAMF_IDR</u>.HAS_RIS is 1, the monitor instance configuration accessed is for the resource instance currently selected by <u>MSMON_CFG_MON_SEL</u>.RIS and the monitor instance of that resource instance selected by <u>MSMON_CFG_MON_SEL</u>.MON_SEL.

Configuration

This register is present only when FEAT_MPAM is implemented, MPAMF_IDR.HAS_MSMON == 1 and MPAMF_MSMON_IDR.MSMON_CSU == 1. Otherwise, direct accesses to MSMON_CFG_CSU_CTL are res0.

The power and reset domain of each MSC component is specific to that component.

Attributes

MSMON_CFG_CSU_CTL is a 32-bit register.

Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 ENCAPT_EVNTCAPT_RESETOFLOW_STATUSOFLOW_INTROFLOW_FRZOFLOW_CAPTSUBTYPERESOCE

EN, bit [31]

Enabled.

EN	Meaning
0b0	The monitor instance is disabled
	and must not collect any
	information.
0b1	The monitor instance is enabled to
	collect information according to the
	configuration of the instance.

CAPT_EVNT, bits [30:28]

Capture event selector.

Select the event that triggers capture from the following:

CAPT_EVNT	Meaning
0b000	No capture event is
	triggered.
0b001	External capture event 1
	(optional, but
	recommended)
0b010	External capture event 2
	(optional)
0b011	External capture event 3
	(optional)
0b100	External capture event 4
	(optional)
0b101	External capture event 5
	(optional)
0b110	External capture event 6
	(optional)
0b111	Capture occurs when a
	MSMON_CAPT_EVNT
	register in this MSC is
	written and causes a
	capture event for the
	Security state of this
	monitor. (optional)

The values marked as optional indicate capture event sources that can be omitted in an implementation. Those values representing non-implemented event sources must not trigger a capture event.

When MPAMF_CSUMON_IDR.HAS_CAPTURE == 0, access to this field is RAZ/WI.

CAPT RESET, bit [27]

Reset after capture.

Controls whether the value of <u>MSMON_CSU</u> is reset to zero immediately after being copied to <u>MSMON_CSU_CAPTURE</u>.

CAPT_RESET	Meaning
0b0	Monitor is not reset on
	capture.
0b1	Monitor is reset on
	capture.

Because the CSU monitor type produces a measurement rather than a count, it might not make sense to ever reset the value after a capture. If there is no reason to ever reset a CSU monitor, this field is RAZ/WI.

When MPAMF_CSUMON_IDR.HAS_CAPTURE == 0, access to this field is RAZ/WI.

OFLOW STATUS, bit [26]

Overflow status.

Indicates whether the value of MSMON CSU has overflowed.

If <u>MPAMF_CSUMON_IDR</u>.HAS_CEVNT_OFLW is 1 or <u>MPAMF_CSUMON_IDR</u>.HAS_OFLOW_LNKG is 1, then a store to <u>MSMON_CSU</u> when this field is 1 resets this field to 0.

OFLOW_STATUS	Meaning
0b0	No overflow has
	occurred.
0b1	At least one overflow
	has occurred since
	this bit was last
	written to zero.

If overflow is not possible for a CSU monitor in the implementation, this field is RAZ/WI.

OFLOW_INTR, bit [25]

Overflow Interrupt.

Controls whether an overflow interrupt is generated when the value of <u>MSMON_CSU</u> has overflowed.

OFLOW_INTR	Meaning
------------	---------

0d0	No interrupt is signaled
	on an overflow of
	MSMON_CSU.
0b1	On overflow, an
	implementation-specific
	interrupt is signaled.

When MSMON_CFG_CSU_CTL.OFLOW_INTR == 0, access to this field is **RAZ/WI**.

OFLOW_FRZ, bit [24]

Freeze Monitor on Overflow.

Controls whether the value of <u>MSMON_CSU</u>.VALUE freezes on an overflow.

OFLOW_FRZ	Meaning
0b0	Monitor count wraps on overflow.
0b1	Monitor count freezes on overflow. The frozen value might be 0 or another value if the monitor overflowed with an increment larger than 1.

If overflow is not possible for a CSU monitor in the implementation, this field is RAZ/WI.

When a <u>MSMON_CSU</u>.VALUE of a monitor instance is frozen it does not change until <u>MSMON_CSU</u> register for that instance has been written.

OFLOW CAPT, bit [23]

When (FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented) and MPAMF_CSUMON_IDR.HAS_OFLOW_CAPT == 1:

Capture Monitor on Overflow.

OFLOW_CAPT	Meaning
000	Monitor is not captured on an overflow or when affected by an overflow linkage event.

0b1	Monitor is captured and the MSMON_CSU.
	{NRDY, VALUE} fields are copied to the monitor instance's capture register on an
	overflow or when affected by an overflow
	linkage event. The monitor instance treats
	an overflow of this monitor instance as a
	private capture event. If
	MSMON_CFG_MBWU_CTL.CEVNT_OFLW
	is 1, this monitor instance also treats an
	overflow linkage event as a capture event.
	If the OFLOW_FRZ field is 1, the monitor
	does not continue to count after the
	overflow or overflow linkage event. If the
	CAPT RESET field is 1, the monitor
	instance resets to 0.

Otherwise:

Reserved, res0.

SUBTYPE, bits [22:20]

Subtype. Type of cache storage usage counted by this monitor.

This field is not currently used for CSU monitors, but reserved for future use.

This field is RAZ/WI.

Bit [19]

Reserved, res0.

CEVNT OFLW, bit [18]

When (FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented) and MPAMF CSUMON IDR.HAS CEVNT OFLW == 1:

Capture Event performs overflow behavior.

CEVNT_OFLW	Meaning
0b0	On a capture event matching the
	CAPT_EVNT field, the capture behaviors
	are performed.
	The MSMON CSU. {VALUE, NRDY} fields
	are transferred to the monitor instance's
	capture register.

0b1	On a capture event matching the CAPT EVNT field, the monitor instance
	treats a capture event as an overflow and
	the overflow behaviors are performed.
	The behavior is controlled by the
	MSMON_CFG_CSU_CTL.{OFLOW_FRZ,
	OFLOW_CAPT, CAPT_RESET} fields. The
	MSMON_CFG_CSU_CTL.OFLOW_STATUS
	field is set for this monitor instance.

Otherwise:

Reserved, res0.

MATCH PMG, bit [17]

Match PMG.

Controls whether the monitor measures only storage used with PMG matching MSMON CFG CSU FLT.PMG.

MATCH_PMG	Meaning
000	The monitor measures storage used with any PMG value.
0b1	The monitor only measures storage used with the PMG value matching MSMON_CFG_CSU_FLT .PMG.

If MATCH_PMG is 1 and MATCH_PARTID is 0, it is constrained unpredictable whether the monitor instance:

- Measures the storage used with matching PMG and with any PARTID.
- Measures no storage usage, that is, <u>MSMON_CSU</u>.VALUE is zero.
- Measures the storage used with matching PMG and PARTID, that is, treats MATCH PARTID as == 1.

MATCH PARTID, bit [16]

Match PARTID.

Controls whether the monitor measures only storage used with PARTID matching <u>MSMON CFG CSU FLT</u>.PARTID.

MATCH_PARTID	Meaning
0b0	The monitor measures storage used with any PARTID value.

0b1	The monitor only measures storage used			
	with the PARTID value matching			
	MSMON CFG CSU FLT.PARTID.			

Bits [15:11]

Reserved, res0.

OFLOW_LNKG, bits [10:8]

When (FEAT_MPAMv0p1 is implemented or FEAT_MPAMv1p1 is implemented) and MPAMF_CSUMON_IDR.HAS_OFLOW_LNKG == 1:

Overflow linkage event.

Controls signaling of a capture event on overflow of this monitor instance.

OFLOW_LNKG	Meaning
0b000	Overflow of the
	monitor instance only
	affects this monitor
	instance.
0b001	Overflow of this
	monitor instance
	signals Capture Event
	1.
0b010	Overflow of this
	monitor instance
	signals Capture Event
	2.
0b011	Overflow of this
	monitor instance
	signals Capture Event
	3.
0b100	Overflow of this
	monitor instance
	signals Capture Event
	4.
0b101	Overflow of this
	monitor instance
	signals Capture Event
	5.
0b110	Overflow of this
	monitor instance
	signals Capture Event 6.
01.444	
0b111	Reserved.

Otherwise:

Reserved, res0.

TYPE, bits [7:0]

Monitor Type Code. The CSU monitor is TYPE = 0x43.

TYPE is a read-only constant indicating the type of the monitor.

Reads as 0x43.

Access to this field is **RO**.

Accessing MSMON_CFG_CSU_CTL

This register is within the MPAM feature page memory frames.

In a system that supports Secure, Non-secure, Root, and Realm memory maps, there must be MPAM feature pages in all four address maps:

- MSMON_CFG_CSU_CTL_s must only be accessible from the Secure MPAM feature page.
- MSMON_CFG_CSU_CTL_ns must only be accessible from the Nonsecure MPAM feature page.
- MSMON_CFG_CSU_CTL_rt must only be accessible from the Root MPAM feature page.
- MSMON_CFG_CSU_CTL_rl must only be accessible from the Realm MPAM feature page.

MSMON_CFG_CSU_CTL_s, MSMON_CFG_CSU_CTL_ns, MSMON_CFG_CSU_CTL_rt, and MSMON_CFG_CSU_CTL_rl must be separate registers:

- The Secure instance (MSMON_CFG_CSU_CTL_s) accesses the cache storage usage monitor controls used for Secure PARTIDs.
- The Non-secure instance (MSMON_CFG_CSU_CTL_ns) accesses the cache storage usage monitor controls used for Non-secure PARTIDs.
- The Root instance (MSMON_CFG_CSU_CTL_rt) accesses the cache storage usage monitor controls used for Root PARTIDs.
- The Realm instance (MSMON_CFG_CSU_CTL_rl) accesses the cache storage usage monitor controls used for Realm PARTIDs.

When RIS is implemented, loads and stores to MSMON_CFG_CSU_CTL access the cache storage usage monitor configuration settings for the cache resource instance selected by MSMON_CFG_MON_SEL.RIS and the cache storage usage monitor instance selected by MSMON_CFG_MON_SEL.MON_SEL.

When RIS is not implemented, loads and stores to MSMON_CFG_CSU_CTL access the cache storage usage monitor configuration settings for the cache storage usage monitor instance selected by MSMON_CFG_MON_SEL.MON_SEL.

MSMON_CFG_CSU_CTL can be accessed through the memory-mapped interfaces:

Component	nent Frame		Instance
MPAM	MPAMF_BASE_s	0x0818	MSMON_CFG_CSU_CTL_s

Accesses on this interface are RW.

Component Frame		Offset	Instance	
MPAM	MPAMF_BASE_ns	0x0818	MSMON_CFG_CSU_CTL_ns	

Accesses on this interface are RW.

Component	nponent Frame		Instance
MPAM	MPAMF_BASE_rt	0x0818	MSMON_CFG_CSU_CTL_rt

When FEAT RME is implemented, accesses on this interface are **RW**.

Component	Frame	ame Offset Instan	
MPAM	MPAMF_BASE_rl	0x0818	MSMON_CFG_CSU_CTL_rl

When FEAT_RME is implemented, accesses on this interface are **RW**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.