SME Index by Encoding

Sh

Pseu

Base **Instructions**

SIMD&FP **Instructions**

SVE Instructions

Instructions

UDOT (4-way, multiple vectors)

Multi-vector unsigned integer dot-product

The unsigned integer dot product instruction computes the dot product of four unsigned 8-bit or 16-bit integer values held in each 32-bit or 64-bit element of the two or four first source vectors and four unsigned 8-bit or 16bit integer values in the corresponding 32-bit or 64-bit element of the two or four second source vectors. The widened dot product result is destructively added to the corresponding 32-bit or 64-bit element of the ZA single-vector groups. The vector numbers forming the single-vector group within each half of or each guarter of the ZA array are selected by the sum of the vector select register and immediate offset, modulo half or quarter the number of ZA array vectors.

The vector group symbol, VGx2 or VGx4, indicates that the ZA operand consists of two or four ZA single-vector groups respectively. The vector group symbol is preferred for disassembly, but optional in assembler source code.

This instruction is unpredicated.

ID AA64SMFR0 EL1.I16I64 indicates whether the 16-bit integer variant is implemented.

It has encodings from 2 classes: Two ZA single-vectors and Four ZA singlevectors

Two ZA single-vectors (FEAT_SME2)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 1 0 0 0 0 0 1 1 sz 1
                                     0 0 Rv 1 0 1
                                                                0 | 1 | 0 | off3
                              Zm
                                                         Zn
```

```
UDOT ZA.<T>[<Wv>, <offs>{, VGx2}], { <Zn1>.<Tb>-<Zn2>.<Tb>},
```

```
if ! <a href="HaveSME2">HaveSME2</a> () then UNDEFINED;
if sz == '1' && !<u>HaveSMEI16I64</u>() then UNDEFINED;
integer v = UInt('010':Rv);
constant integer esize = 32 << UInt(sz);</pre>
integer n = <u>UInt(Zn:'0');</u>
integer m = UInt(Zm:'0');
integer offset = UInt(off3);
constant integer nreg = 2;
```

Four ZA single-vectors (FEAT_SME2)

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
| 1 1 | 0 0 0 0 0 1 1 | sz | 1 | Zm | 0 1 0 | Rv | 1 0 1
                                                            Zn
                                                                 0 0 0 1 0 1
```

```
if !HaveSME2() then UNDEFINED;
if sz == '1' && !HaveSMEI16I64() then UNDEFINED;
integer v = UInt('010':Rv);
constant integer esize = 32 << UInt(sz);
integer n = UInt(Zn:'00');
integer m = UInt(Zm:'00');
integer offset = UInt(off3);
constant integer nreg = 4;</pre>
```

Assembler Symbols

<T>

Is the size specifier, encoded in "sz":

SZ	<t></t>
0	S
1	D

<Wv>

Is the 32-bit name of the vector select register W8-W11, encoded in the "Ry" field.

<offs>

Is the vector select offset, in the range 0 to 7, encoded in the "off3" field.

<Zn1>

For the two ZA single-vectors variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zn" times 2.

For the four ZA single-vectors variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zn" times 4.

<Tb>

Is the size specifier, encoded in "sz":

SZ	<tb></tb>
0	В
1	Н

< 7.n4 >

Is the name of the fourth scalable vector register of a multivector sequence, encoded as "Zn" times 4 plus 3.

<Zn2>

Is the name of the second scalable vector register of a multi-vector sequence, encoded as "Zn" times 2 plus 1.

<Zm1>

For the two ZA single-vectors variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zm" times 2.

For the four ZA single-vectors variant: is the name of the first scalable vector register of a multi-vector sequence, encoded as "Zm" times 4.

```
<Zm4> Is the name of the fourth scalable vector register of a multi-vector sequence, encoded as "Zm" times 4 plus 3.
<Zm2> Is the name of the second scalable vector register of a multi-vector sequence, encoded as "Zm" times 2 plus 1.
```

Operation

```
CheckStreamingSVEAndZAEnabled();
constant integer VL = CurrentVL;
constant integer elements = VL DIV esize;
integer vectors = VL DIV 8;
integer vstride = vectors DIV nreg;
bits(32) vbase = \underline{X}[v, 32];
integer vec = (UInt (vbase) + offset) MOD vstride;
bits(VL) result;
for r = 0 to nreq-1
    bits(VL) operand1 = \mathbb{Z}[n+r, VL];
    bits(VL) operand2 = \mathbb{Z}[m+r, VL];
    bits(VL) operand3 = ZAvector[vec, VL];
    for e = 0 to elements-1
        bits(esize) sum = Elem[operand3, e, esize];
        for i = 0 to 3
             integer element1 = UInt(Elem[operand1, 4 * e + i, esize DIV
             integer element2 = UInt(Elem[operand2, 4 * e + i, esize DIV
             sum = sum + element1 * element2;
    Elem[result, e, esize] = sum;
ZAvector[vec, VL] = result;
    vec = vec + vstride;
```

Internal version only: is a v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56 Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.