<u>by</u>	<u>Sh</u>
ling	<u>Pseu</u>

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructionsEncoding

SQXTNB

Signed saturating extract narrow (bottom)

Saturate the signed integer value in each source element to half the original source element width, and place the results in the even-numbered half-width destination elements, while setting the odd-numbered elements to zero.

											20 19										_	_	•	_	_	4	3	2	1	0
0	1	0	0	0	1	0	1	0	tszh	1	tszl	0	0	0	0	1	0	0	0	0			Zn					Zd		
																			$\overline{\Pi}$	T										

```
SQXTNB <Zd>.<T>, <Zn>.<Tb>
```

```
if !HaveSVE2() && !HaveSME() then UNDEFINED;
bits(3) tsize = tszh:tszl;
integer esize;
case tsize of
   when '001' esize = 16;
   when '010' esize = 32;
   when '100' esize = 64;
   otherwise UNDEFINED;
integer n = UInt(Zn);
integer d = UInt(Zd);
```

Assembler Symbols

<Zd>

Is the name of the destination scalable vector register, encoded in the "Zd" field.

<T>

Is the size specifier, encoded in "tszh:tszl":

tszh	tszl	<t></t>
0	00	RESERVED
0	01	В
0	10	Н
X	11	RESERVED
1	00	S
1	01	RESERVED
1	10	RESERVED

<Zn>

Is the name of the source scalable vector register, encoded in the "Zn" field.

Is the size specifier, encoded in "tszh:tszl":

tszh	tszl	<tb></tb>						
0	00	RESERVED						
0	01	Н						
0	10	S						
Х	11	RESERVED						
1	00	D						
1	01	RESERVED						
1	10	RESERVED						

Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(VL) operand1 = Z[n, VL];
bits(VL) result;
constant integer halfesize = esize DIV 2;

for e = 0 to elements-1
   integer element1 = SInt(Elem[operand1, e, esize]);
   bits(halfesize) res = SignedSat(element1, halfesize);
   Elem[result, 2*e + 0, halfesize] = res;
   Elem[result, 2*e + 1, halfesize] = Zeros(halfesize);
Z[d, VL] = result;
```

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no_diffs_2023_09_RC2,\ sve\ v2023-06_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu