# CTIPIDRO, CTI Peripheral Identification Register 0

The CTIPIDRO characteristics are:

### **Purpose**

Provides information to identify a CTI component.

For more information, see 'About the Peripheral identification scheme'.

# **Configuration**

CTIPIDRO is in the Debug power domain.

Implementation of this register is optional.

This register is required for CoreSight compliance.

### **Attributes**

CTIPIDR0 is a 32-bit register.

# Field descriptions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9	8	7	6	5	4	3	2	1	0
RES0		PART_0							

#### Bits [31:8]

Reserved, res0.

### **PART\_0**, bits [7:0]

Part number, least significant byte.

This field has an implementation defined value.

Access to this field is **RO**.

## **Accessing CTIPIDR0**

### CTIPIDRO can be accessed through the external debug interface:

Component	Offset	Instance
<del>-</del>		

CTI	0xFE0	CTIPIDR0
-----	-------	----------

Accesses on this interface are RO.

AArch32 Registers AArch64 Registers

AArch32 Instructions AArch64 Instructions Index by Encoding

External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright  $\hat{A}$  © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.