x by	Sh
ding	Pseu

Base
InstructionsSIMD&FP
InstructionsSVE
InstructionsSME
InstructionsIndex by
Encoding

ST1 (multiple structures)

Store multiple single-element structures from one, two, three, or four registers. This instruction stores elements to memory from one, two, three, or four SIMD&FP registers, without interleaving. Every element of each register is stored.

Depending on the settings in the *CPACR_EL1*, *CPTR_EL2*, and *CPTR_EL3* registers, and the current Security state and Exception level, an attempt to execute the instruction might be trapped.

It has encodings from 2 classes: No offset and Post-index

No offset

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 Q 0 0 1 1 0 0 0 0 0 0 0 0 0 x x 1 x size Rn Rt

L opcode
```

One register (opcode == 0111)

```
ST1 { \langle Vt \rangle . \langle T \rangle }, [\langle Xn | SP \rangle]
```

Two registers (opcode == 1010)

```
ST1 { <Vt>.<T>, <Vt2>.<T> }, [<Xn | SP>]
```

Three registers (opcode == 0110)

```
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn | SP>]
```

Four registers (opcode == 0010)

```
ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T>, <Vt4>.<T> }, [<Xn | SP>]

integer t = UInt(Rt);
integer n = UInt(Rn);
integer m = integer UNKNOWN;
boolean wback = FALSE;
boolean nontemporal = FALSE;
boolean tagchecked = wback | | n != 31;
```

Post-index

```
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

0 Q 0 0 1 1 0 0 1 0 0 Rm | x x 1 x | size | Rn | Rt

L opcode
```

One register, immediate offset (Rm == 11111 && opcode == 0111)

```
ST1 { <Vt>.<T> }, [<Xn | SP>], <imm>
One register, register offset (Rm != 11111 && opcode == 0111)
       ST1 { <Vt>.<T> }, [<Xn | SP>], <Xm>
Two registers, immediate offset (Rm == 11111 \&\& opcode == 1010)
       ST1 { <Vt>.<T>, <Vt2>.<T> }, [<Xn | SP>], <imm>
Two registers, register offset (Rm != 11111 && opcode == 1010)
       ST1 { <Vt>.<T>, <Vt2>.<T> }, [<Xn | SP>], <Xm>
Three registers, immediate offset (Rm == 11111 && opcode == 0110)
       ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn | SP>], <imm>
Three registers, register offset (Rm != 11111 && opcode == 0110)
       ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt3>.<T> }, [<Xn | SP>], <Xm>
Four registers, immediate offset (Rm == 11111 && opcode == 0010)
       ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T> }, [<Xn | SP>], <imm>
Four registers, register offset (Rm != 11111 && opcode == 0010)
       ST1 { <Vt>.<T>, <Vt2>.<T>, <Vt4>.<T> }, [<Xn | SP>], <Xm>
   integer t = UInt(Rt);
   integer n = UInt(Rn);
   integer m = UInt(Rm);
   boolean wback = TRUE;
   boolean nontemporal = FALSE;
   boolean tagchecked = wback | n != 31;
Assembler Symbols
<Vt>
              Is the name of the first or only SIMD&FP register to be
              transferred, encoded in the "Rt" field.
```

Is an arrangement specifier, encoded in "size:Q":

size	Q	<t></t>
00	0	8B
00	1	16B
01	0	4 H
01	1	8H
10	0	2S
10	1	4S
11	0	1D
11	1	2D

<Vt2>

Is the name of the second SIMD&FP register to be transferred, encoded as "Rt" plus 1 modulo 32.

<Vt3>

Is the name of the third SIMD&FP register to be transferred, encoded as "Rt" plus 2 modulo 32.

<Vt.4>

Is the name of the fourth SIMD&FP register to be transferred, encoded as "Rt" plus 3 modulo 32.

<Xn|SP>

Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.

<imm>

For the one register, immediate offset variant: is the post-index immediate offset, encoded in "Q":

Q	<imm></imm>
0	#8
1	#16

For the two registers, immediate offset variant: is the post-index immediate offset, encoded in "Q":

Q	<imm></imm>
0	#16
1	#32

For the three registers, immediate offset variant: is the post-index immediate offset, encoded in "Q":

Q	<imm></imm>
0	#24
1	#48

For the four registers, immediate offset variant: is the post-index immediate offset, encoded in "Q":

Q	<imm></imm>
0	#32
1	#64

<Xm>

Is the 64-bit name of the general-purpose post-index register, excluding XZR, encoded in the "Rm" field.

Shared Decode

Operation

```
CheckFPAdvSIMDEnabled64();
bits(64) address;
bits(64) offs;
bits(datasize) rval;
integer tt;
constant integer ebytes = esize DIV 8;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescASIMD</u> (memop, nontemporal, tagch
if n == 31 then
    CheckSPAlignment();
    address = SP[];
else
    address = X[n, 64];
offs = Zeros(64);
for r = 0 to rpt-1
    for e = 0 to elements-1
        tt = (t + r) MOD 32;
```

```
for s = 0 to selem-1
    rval = V[tt, datasize];
    if memop == MemOp_LOAD then
        Elem[rval, e, esize] = Mem[address+offs, ebytes, accdeso
        V[tt, datasize] = rval;
    else // memop == MemOp_STORE
        Mem[address+offs, ebytes, accdeso] = Elem[rval, e, esize
        offs = offs + ebytes;
        tt = (tt + 1) MOD 32;

if wback then
    if m != 31 then
        offs = X[m, 64];
    if n == 31 then
        SP[] = address + offs;
else
    X[n, 64] = address + offs;
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Sh Pseu

Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.