# ID\_MMFR5\_EL1, AArch32 Memory Model Feature Register 5

The ID MMFR5 EL1 characteristics are:

## **Purpose**

Provides information about the implemented memory model and memory management support in AArch32 state.

For general information about the interpretation of the ID registers, see 'Principles of the ID scheme for fields in ID registers'.

## **Configuration**

AArch64 System register ID\_MMFR5\_EL1 bits [31:0] are architecturally mapped to AArch32 System register ID\_MMFR5[31:0].

#### **Attributes**

ID\_MMFR5\_EL1 is a 64-bit register.

## **Field descriptions**

## When AArch32 is supported:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RES0							
RES0					ET	S	
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8	7 (	6 5	4	3	2	1	0

#### Bits [63:8]

Reserved, res0.

#### nTLBPA, bits [7:4]

Indicates support for intermediate caching of translation table walks. Defined values are:

nTLBPA	Meaning
000000	The intermediate caching of translation table walks might include non-coherent physical translation caches.

0b0001	The intermediate caching of
	translation table walks does
	not include non-coherent
	physical translation caches.

Non-coherent physical translation caches are non-coherent caches of previous valid translation table entries since the last completed relevant TLBI applicable to the PE, where either:

- The caching is indexed by the physical address of the location holding the translation table entry.
- The caching is used for stage 1 translations and is indexed by the intermediate physical address of the location holding the translation table entry.

All other values are reserved.

FEAT\_nTLBPA implements the functionality identified by the value 0b0001.

From Armv8.0, the permitted values are 0b0000 and 0b0001.

#### **ETS**, bits [3:0]

Indicates support for Enhanced Translation Synchronization. Defined values are:

ETS	Meaning
0b0000	Enhanced Translation
	Synchronization is not
	supported.
0b0001	Enhanced Translation
	Synchronization is supported.

All other values are reserved.

FEAT\_ETS implements the functionality identified by the value 0b0001.

From Armv8.0, the permitted values are 0b0000 and 0b0001.

From Armv8.7, the only permitted value is 0b0001.

#### Otherwise:

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

05 02 01 00 55 50 57 50 55 54 55 52 51 50 45 40 47 40 45 44 45 42 41 40 55 50 57 50 55 54 55 52								
UNKNOWN								
UNKNOWN								
24 20 20 20 27 26 27 24 22 20 24 20 40 40 47 46 47 44 42 42 44 42 40 40 40 40 40 40 40 40 40 40 40 40 40								

#### Bits [63:0]

Reserved, unknown.

## Accessing ID\_MMFR5\_EL1

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, ID MMFR5 EL1

op0	op1	CRn	CRm	op2
0b11	0b000	0b0000	0b0011	0b110

```
if PSTATE.EL == ELO then
    if IsFeatureImplemented(FEAT IDST) then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() &&
(IsFeatureImplemented(FEAT_FGT) | !
IsZero(ID_MMFR5_EL1) || boolean
IMPLEMENTATION_DEFINED "ID_MMFR5_EL1 trapped by
HCR_EL2.TID3") && HCR_EL2.TID3 == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        X[t, 64] = ID\_MMFR5\_EL1;
elsif PSTATE.EL == EL2 then
    X[t, 64] = ID\_MMFR5\_EL1;
elsif PSTATE.EL == EL3 then
    X[t, 64] = ID MMFR5 EL1;
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding

External Registers

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.