# DACR32\_EL2, Domain Access Control Register

The DACR32 EL2 characteristics are:

### **Purpose**

Allows access to the AArch32 <u>DACR</u> register from AArch64 state only. Its value has no effect on execution in AArch64 state.

## **Configuration**

AArch64 System register DACR32\_EL2 bits [31:0] are architecturally mapped to AArch32 System register DACR[31:0].

This register is present only when EL1 is capable of using AArch32. Otherwise, direct accesses to DACR32 EL2 are undefined.

If EL2 is not implemented but EL3 is implemented, and EL1 is capable of using AArch32, then this register is not res0.

### **Attributes**

DACR32\_EL2 is a 64-bit register.

## Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

RESO

D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### Bits [63:32]

Reserved, res0.

#### D < n >, bits [2n+1:2n], for n = 15 to 0

Domain n access permission, where n = 0 to 15. Permitted values are:

D <n></n>	Meaning
0000	No access. Any access to the domain generates a Domain fault.

0b01	Client. Accesses are checked against the permission bits in the translation tables.
0b11	Manager. Accesses are not checked against the permission bits in the translation tables.

The value 0b10 is reserved.

The reset behavior of this field is:

• On a Warm reset, this field resets to an architecturally unknown value.

## Accessing DACR32\_EL2

Accesses to this register use the following encodings in the System register encoding space:

# MRS <Xt>, DACR32\_EL2

op0	op1	CRn	CRm	op2
0b11	0b100	0b0011	0b0000	0b000

```
if !HaveAArch32EL(EL1) then
    UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
        X[t, 64] = DACR32_EL2;
elsif PSTATE.EL == EL3 then
        X[t, 64] = DACR32_EL2;
```

# MSR DACR32\_EL2, <Xt>

op0	op1	CRn	CRm	op2
0b11	0b100	0b0011	0b0000	0b000

```
if !HaveAArch32EL(EL1) then
```

```
UNDEFINED;
elsif PSTATE.EL == EL0 then
    UNDEFINED;
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.NV == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        UNDEFINED;
elsif PSTATE.EL == EL2 then
    DACR32_EL2 = X[t, 64];
elsif PSTATE.EL == EL3 then
    DACR32_EL2 = X[t, 64];
```

AArch32 Registers AArch64 Registers AArch32 Instructions AArch64
Instructions

Index by Encoding External Registers

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.