Index by	
Encoding	

Sh

Pseu

SIMD&FP **SME** Base **SVE Instructions Instructions Instructions** Instructions

# ST1W (vector plus immediate)

Scatter store words from a vector (immediate index)

Scatter store of words from the active elements of a vector register to the memory addresses generated by a vector base plus immediate index. The index is a multiple of 4 in the range 0 to 124. Inactive elements are not written to memory.

This instruction is illegal when executed in Streaming SVE mode, unless FEAT SME FA64 is implemented and enabled.

It has encodings from 2 classes: 32-bit element and 64-bit element

#### 32-bit element

```
31302928272625
               24
                     23
                         222120191817161514131211109876543210
                               imm5
                                      1 0 1
1 1 1 0 0 1 0
               1
                      0
                          1 1
                                            Pg
            msz<1>msz<0>
```

```
ST1W { <Zt>.S }, <Pg>, [<Zn>.S{, #<imm>}]
```

```
if ! <a href="HaveSVE">! HaveSVE</a>() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Zn);
integer g = UInt(Pg);
constant integer esize = 32;
constant integer msize = 32;
integer offset = UInt(imm5);
```

### 64-bit element

```
222120191817161514131211109876543210
31302928272625
                     23
|1 1 1 0 0 1 0|
                         1 0 imm5 1 0 1 Pg
               1
                     0
                                                   Zn
            msz<1>msz<0>
```

```
ST1W { <Zt>.D }, <Pg>, [<Zn>.D{, #<imm>}]
```

```
if ! HaveSVE() then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Zn);
integer g = UInt(Pg);
constant integer esize = 64;
constant integer msize = 32;
integer offset = UInt(imm5);
```

#### **Assembler Symbols**

<Zt>

Is the name of the scalable vector register to be transferred, encoded in the "Zt" field.

```
<Pg> Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.
<Zn> Is the name of the base scalable vector register, encoded in the "Zn" field.
<imm> Is the optional unsigned immediate byte offset, a multiple of 4 in the range 0 to 124, defaulting to 0, encoded in the "imm5" field.
```

### **Operation**

```
CheckNonStreamingSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(PL) mask = P[q, PL];
bits(VL) base;
bits(VL) src;
constant integer mbytes = msize DIV 8;
boolean contiguous = FALSE;
boolean nontemporal = FALSE;
boolean tagchecked = TRUE;
AccessDescriptor accdesc = CreateAccDescSVE (MemOp STORE, nontemporal, of
if AnyActiveElement (mask, esize) then
    base = \underline{Z}[n, VL];
    src = \mathbb{Z}[t, VL];
for e = 0 to elements-1
    if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
         bits(64) addr = <a href="mailto:ZeroExtend">ZeroExtend</a>(<a href="mailto:Elem">Elem</a>[base, e, esize], 64) + offset *
         Mem[addr, mbytes, accdesc] = Elem[src, e, esize] < msize -1:0 >;
```

## **Operational information**

If FEAT\_SVE2 is implemented or FEAT\_SME is implemented, then if PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	<u>Instructions</u>	Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel; Build timestamp: 2023-09-18T17:56

Sh Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.