

AIDR_EL1, Auxiliary ID Register

The AIDR_EL1 characteristics are:

Purpose

Provides implementation defined identification information.

The value of this register must be interpreted in conjunction with the value of [MIDR_EL1](#).

Configuration

AArch64 System register AIDR_EL1 bits [31:0] are architecturally mapped to AArch32 System register [AIDR\[31:0\]](#).

Attributes

AIDR_EL1 is a 64-bit register.

Field descriptions

63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
IMPLEMENTATION DEFINED																															
IMPLEMENTATION DEFINED																															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

IMPLEMENTATION DEFINED, bits [63:0]

implementation defined.

Accessing AIDR_EL1

Accesses to this register use the following encodings in the System register encoding space:

MRS <Xt>, AIDR_EL1

op0	op1	CRn	CRm	op2
0b11	0b001	0b0000	0b0000	0b111

```
if PSTATE.EL == EL0 then
```

```

        if IsFeatureImplemented(FEAT_IDST) then
            if EL2Enabled() && HCR_EL2.TGE == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
                AArch64.SystemAccessTrap(EL1, 0x18);
            else
                UNDEFINED;
        elsif PSTATE.EL == EL1 then
            if EL2Enabled() && HCR_EL2.TID1 == '1' then
                AArch64.SystemAccessTrap(EL2, 0x18);
            elsif EL2Enabled() &&
                IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) ||
                SCR_EL3.FGTEn == '1') && HFGTR_EL2.AIDR_EL1 == '1'
            then
                AArch64.SystemAccessTrap(EL2, 0x18);
            else
                X[t, 64] = AIDR_EL1;
        elsif PSTATE.EL == EL2 then
            X[t, 64] = AIDR_EL1;
        elsif PSTATE.EL == EL3 then
            X[t, 64] = AIDR_EL1;

```

[AArch32
Registers](#)

[AArch64
Registers](#)

[AArch32
Instructions](#)

[AArch64
Instructions](#)

[Index by
Encoding](#)

[External
Registers](#)

28/03/2023 16:01; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.