AArch64
Instructions

Index by Encoding

External Registers

# DC CGVADP, Clean of Allocation Tags by VA to PoDP

The DC CGVADP characteristics are:

## **Purpose**

Clean Allocation tags by address to Point of Deep Persistence.

If the memory system does not identify a Point of Deep Persistence, then this instruction behaves as a DC CGVAP.

# **Configuration**

This instruction is present only when FEAT\_DPB2 is implemented and FEAT\_MTE is implemented. Otherwise, direct accesses to DC CGVADP are undefined.

### **Attributes**

DC CGVADP is a 64-bit System instruction.

# Field descriptions

63 62 61 60 59 58 57 56 55 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32

03 02 01 00 39 30 37 30 33 34 33 32 31 30 49 40 47 40 43 44 43 42 41 40 39 30 37 30 33 34 33 32
\/A
VA
V/A
VA

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

#### **VA, bits [63:0]**

Virtual address to use. No alignment restrictions apply to this VA.

## **Executing DC CGVADP**

If ELO access is enabled, when executed at ELO, the instruction may generate a Permission fault, subject to the constraints described in 'MMU faults generated by cache maintenance operations'.

Execution of this instruction might require an address translation from VA to PA, and that translation might fault. For more information, see 'The data cache maintenance instruction (DC)'.

Accesses to this instruction use the following encodings in the System instruction encoding space:

# DC CGVADP, <Xt>

op0	op1	CRn	CRm	op2
0b01	0b011	0b0111	0b1101	0b011

```
if PSTATE.EL == ELO then
   if !(EL2Enabled() && HCR_EL2.<E2H,TGE> == '11')
&& SCTLR EL1.UCI == '0' then
        if EL2Enabled() && HCR_EL2.TGE == '1' then
            AArch64.SystemAccessTrap(EL2, 0x18);
        else
            AArch64.SystemAccessTrap(EL1, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11'
&& HCR EL2.TPCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() && HCR_EL2.<E2H,TGE> != '11'
&& IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3)
SCR_EL3.FGTEn == '1') && HFGITR_EL2.DCCVADP ==
'1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
   elsif EL2Enabled() && HCR_EL2.<E2H,TGE> == '11'
&& SCTLR_EL2.UCI == '0' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
        AArch64.DC(X[t, 64], CacheType_Tag,
CacheOp_Clean, CacheOpScope_PoDP);
elsif PSTATE.EL == EL1 then
    if EL2Enabled() && HCR_EL2.TPCP == '1' then
        AArch64.SystemAccessTrap(EL2, 0x18);
    elsif EL2Enabled() &&
IsFeatureImplemented(FEAT_FGT) && (!HaveEL(EL3) |
SCR EL3.FGTEn == '1') && HFGITR EL2.DCCVADP == '1'
then
        AArch64.SystemAccessTrap(EL2, 0x18);
    else
       AArch64.DC(X[t, 64], CacheType_Tag,
CacheOp_Clean, CacheOpScope_PoDP);
elsif PSTATE.EL == EL2 then
    AArch64.DC(X[t, 64], CacheType_Tag,
CacheOp_Clean, CacheOpScope_PoDP);
elsif PSTATE.EL == EL3 then
    AArch64.DC(X[t, 64], CacheType_Tag,
CacheOp_Clean, CacheOpScope_PoDP);
```

AArch32 AA Registers Rec

AArch64 Registers AArch32 Instructions AArch64 Instructions

Index by Encoding

External Registers

Copyright © 2010-2023 Arm Limited or it	s affiliates. All rights reserved. This document is Non-Confidential.