k by	Sh
ling	Pseu

Base<br/>InstructionsSIMD&FP<br/>InstructionsSVE<br/>InstructionsSME<br/>InstructionsIndex by<br/>Encoding

## **FNMAD**

Floating-point negated fused multiply-add vectors (predicated), writing multiplicand [Zdn = -Za + -Zdn \* Zm]

Multiply the corresponding active floating-point elements of the first and second source vectors and add to elements of the third (addend) vector without intermediate rounding. Destructively place the negated results in the destination and first source (multiplicand) vector. Inactive elements in the destination vector register remain unmodified.

31 30 29 28 27 26 25 24 23	3 22 21 20 19 18 17 16	15 14 13 12 11 10	9 8 7 6 5	4 3 2 1 0
0 1 1 0 0 1 0 1 si	size 1 Za	1 1 0 Pg	Zm	Zdn
-		N op		

```
FNMAD <Zdn>.<T>, <Pg>/M, <Zm>.<T>, <Za>.<T>
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if size == '00' then UNDEFINED;
constant integer esize = 8 << UInt(size);
integer g = UInt(Pg);
integer dn = UInt(Zdn);
integer m = UInt(Zm);
integer a = UInt(Za);
boolean op1_neg = TRUE;
boolean op3_neg = TRUE;</pre>
```

## **Assembler Symbols**

<Zdn> Is the name of the first source and destination scalable vector register, encoded in the "Zdn" field.

<T> Is the size specifier, encoded in "size":

size	<t></t>
0.0	RESERVED
01	Н
10	S
11	D

<pg></pg>	Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.

<zm></zm>	Is the name of the second source scalable vector register,
	encoded in the "Zm" field.

<Za> Is the name of the third source scalable vector register, encoded in the "Za" field.

## **Operation**

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(PL) mask = P[g, PL];
bits(VL) operand1 = \mathbb{Z}[dn, VL];
bits (VL) operand2 = if \frac{\text{AnyActiveElement}}{\text{AnyActiveElement}} (mask, esize) then \frac{Z}{\text{Im}}, VL] else
bits(VL) operand3 = if \frac{\text{AnyActiveElement}}{\text{AnyActiveElement}} (mask, esize) then \frac{Z}{\text{a}} [a, VL] else
bits(VL) result;
for e = 0 to elements-1
    if ActivePredicateElement (mask, e, esize) then
         bits(esize) element1 = Elem[operand1, e, esize];
         bits(esize) element2 = Elem[operand2, e, esize];
         bits(esize) element3 = Elem[operand3, e, esize];
         if op1_neg then element1 = FPNeg(element1);
         if op3 neg then element3 = FPNeg(element3);
         Elem[result, e, esize] = FPMulAdd(element3, element1, element2,
    else
         Elem[result, e, esize] = Elem[operand1, e, esize];
\underline{Z}[dn, VL] = result;
```

## **Operational information**

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is unpredictable:

- The MOVPRFX instruction must be unpredicated, or be predicated using the same governing predicate register and source element size as this instruction.
- The MOVPRFX instruction must specify the same destination register as this instruction.
- The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> <u>Instructions</u> <u>Instructions</u> <u>Instructions</u> <u>Encoding</u>

 $Internal\ version\ only: is a\ v33.64,\ AdvSIMD\ v29.12,\ pseudocode\ no\_diffs\_2023\_09\_RC2,\ sve\ v2023-06\_rel\ ;\ Build\ timestamp:\ 2023-09-18T17:56$ 

Sh

Pseu

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.