Index by	Sh
Encoding	Pseud

SIMD&FP **SVE SME** Base Instructions Instructions **Instructions** Instructions

### **CCMN** (immediate)

Conditional Compare Negative (immediate) sets the value of the condition flags to the result of the comparison of a register value and a negated immediate value if the condition is TRUE, and an immediate value otherwise.

```
31\ 30\ 29\ 28\ 27\ 26\ 25\ 24\ 23\ 22\ 21\ 20\ 19\ 18\ 17\ 16\ 15\ 14\ 13\ 12\ 11\ 10\ 9\ 8\ 7\ 6\ 5\ 4\ 3\ 2\ 1\ 0
sf 0 1 1 1 0 1 0 0 1 0
                                    imm5
                                                           1 0
                                                                       Rn
                                                  cond
                                                                                      nzcv
  op
32-bit (sf == 0)
```

CCMN <Wn>, #<imm>, #<nzcv>, <cond>

```
64-bit (sf == 1)
       CCMN <Xn>, #<imm>, #<nzcv>, <cond>
   integer n = UInt(Rn);
   constant integer datasize = 32 << UInt(sf);</pre>
   bits(4) flags = nzcv;
```

bits(datasize) imm = ZeroExtend(imm5, datasize);

# **Assembler Symbols**

<wn></wn>	Is the 32-bit name of the first general-purpose source register, encoded in the "Rn" field.
<xn></xn>	Is the 64-bit name of the first general-purpose source register, encoded in the "Rn" field.
<imm></imm>	Is a five bit unsigned (positive) immediate encoded in the "imm5" field.
<nzcv></nzcv>	Is the flag bit specifier, an immediate in the range 0 to 15, giving the alternative state for the 4-bit NZCV condition flags, encoded in the "nzcv" field.
<cond></cond>	Is one of the standard conditions, encoded in the "cond" field in the standard way.

## Operation

```
if <a href="ConditionHolds">ConditionHolds</a> (cond) then
     bits(datasize) operand1 = X[n, datasize];
     (-, flags) = AddWithCarry(operand1, imm, '0');
PSTATE. \langle N, Z, C, V \rangle = flags;
```

#### **Operational information**

#### If PSTATE.DIT is 1:

- The execution time of this instruction is independent of:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.
- The response of this instruction to asynchronous exceptions does not vary based on:
  - The values of the data supplied in any of its registers.
  - The values of the NZCV flags.

BaseSIMD&FPSVESMEIndex byInstructionsInstructionsInstructionsInstructions

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no diffs 2023 09 RC2, sve v2023-06 rel ; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu