ST1W (scalar plus scalar, single register)

Contiguous store words from vector (scalar index)

Contiguous store of words from elements of a vector register to the memory address generated by a 64-bit scalar base and scalar index which is multiplied by 4 and added to the base address. After each element access the index value is incremented, but the index register is not updated. Inactive elements are not written to memory.

It has encodings from 2 classes: **SVE** and **SVE2**

SVE

```
ST1W { <Zt>.<T> }, <Pg>, [<Xn | SP>, <Xm>, LSL #2]
```

```
if !HaveSVE() && !HaveSME() then UNDEFINED;
if Rm == '11111' then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer g = UInt(Pg);
constant integer esize = 32 << UInt(sz);
constant integer msize = 32;</pre>
```

SVE2 (FEAT SVE2p1)

```
ST1W { <Zt>.Q }, <Pg>, [<Xn | SP>, <Xm>, LSL #2]
```

```
if !HaveSVE2p1() then UNDEFINED;
if Rm == '11111' then UNDEFINED;
integer t = UInt(Zt);
integer n = UInt(Rn);
integer m = UInt(Rm);
integer g = UInt(Pg);
constant integer esize = 128;
constant integer msize = 32;
```

Assembler Symbols

<7.t>

Is the name of the scalable vector register to be transferred, encoded in the "Zt" field.

<T>

Is the size specifier, encoded in "sz":

| SZ | <t></t> |
|----|---------|
| 0 | S |
| 1 | D |

<Pq>

Is the name of the governing scalable predicate register P0-

P7, encoded in the "Pg" field.

<Xn|SP>

Is the 64-bit name of the general-purpose base register or

stack pointer, encoded in the "Rn" field.

<Xm>

Is the 64-bit name of the general-purpose offset register, encoded in the "Rm" field.

Operation

```
if esize < 128 then <a href="CheckSVEEnabled">CheckSVEEnabled</a>(); else <a href="CheckNonStreamingSVEEnabled">CheckSVEEnabled</a>();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV esize;
bits(64) base;
bits(PL) mask = P[g, PL];
bits(64) offset;
bits(VL) src;
constant integer mbytes = msize DIV 8;
boolean contiguous = TRUE;
boolean nontemporal = FALSE;
boolean tagchecked = TRUE;
<u>AccessDescriptor</u> accdesc = <u>CreateAccDescSVE</u> (<u>MemOp_STORE</u>, nontemporal, o
if !AnyActiveElement (mask, esize) then
    if n == 31 && ConstrainUnpredictableBool (Unpredictable_CHECKSPNONEA
         CheckSPAlignment();
else
    if n == 31 then <u>CheckSPAlignment();</u>
    base = if n == 31 then SP[] else X[n, 64];
    offset = X[m, 64];
    src = \underline{Z}[t, VL];
for e = 0 to elements-1
    if <a href="ActivePredicateElement">ActivePredicateElement</a> (mask, e, esize) then
         bits(64) addr = base + (<u>UInt</u>(offset) + e) * mbytes;
         Mem[addr, mbytes, accdesc] = Elem[src, e, esize] < msize -1:0 >;
```

Operational information

If PSTATE.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored when its governing predicate register contains the same value for each execution.

| <u>Base</u> | |
|---------------------|--|
| <u>Instructions</u> | |

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no_diffs_2023_09_RC2, sve v2023-06_rel ; Build timestamp: 2023-09-18T17:56 Copyright \hat{A} © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.