# **GITS\_TYPER, ITS Type Register**

The GITS TYPER characteristics are:

## **Purpose**

Specifies the features that an ITS supports.

## **Configuration**

There are no configuration notes.

### **Attributes**

GITS TYPER is a 64-bit register.

## Field descriptions

6362616059585756	55545352	51	50	494847 46	45	44	43	42 4	11	40	39	38	37	36	
	RES0			INV	<b>UMSlirq</b>	UMSI	nID	SVPE	ΞT\	/MAPP	VSGI	<b>MPAM</b>	VMOVE	CIL	
HCC	RES0	РТА	SEIS	Devb	oits		II	D_bit	S		П	T_ent	ry_size	!	IMPL
3130292827262524	23222120	19	18	171615 14	13	12	11	10	9	8	7	6	5	4	

#### Bits [63:47]

Reserved, res0.

#### **INV, bit [46]**

ITS cache invalidation behavior on disable.

INV	Meaning			
0b0	It is implementation defined			
	whether ITS caches are			
	invalidated on clearing			
	GITS_CTLR.Enabled and			
	<u>GITS_BASER<n></n></u> .Valid.			
0b1	ITS caches are invalidated on			
	clearing GITS CTLR.Enabled and			
	<u>GITS_BASER<n></n></u> .Valid.			

If GITS\_TYPER.INV is 1, after the following sequence:

- GITS CTLR. Enabled written to 0.
- A read of GITS CTLR. Quiescent returns 1.

• GITS BASER<n>.Valid written to 0.

There is no cached information from the ITS memory structure pointed to by <u>GITS BASER<n></u>.

#### UMSIirq, bit [45]

Indicates support for generating an interrupt on receiving unmapped MSI.

UMSIirq	Meaning
0b0	Interrupt on unmapped MSI
	not supported.
0b1	Interrupt on unmapped MSI
	is supported.

If GITS\_TYPER.UMSI is 0, this field is res0.

#### **UMSI, bit [44]**

Indicates suport for reporting receipt of unmapped MSIs.

UMSI	Meaning
0b0	Reporting of unmapped MSIs is not supported.
0b1	Reporting of unmapped MSIs is supported.

## nID, bit [43] When FEAT\_GICv4p1 is implemented:

nID

nID	Meaning
0b0	Individual doorbell interrupt
	supported.
0b1	Individual doorbell interrupt not
	supported.

#### Otherwise:

Reserved, res0.

# **SVPET, bits [42:41]**When FEAT\_GICv4p1 is implemented:

**SVPET** 

SVPET	Meaning	

0b00	vPE Table is not shared with
	Redistributors.
0b01	vPE Table is shared with the
	groups of Redistributors
	indicated by GITS_MPIDR.Aff3.
0b10	vPE Table is shared with the
	groups of Redistributors
	indicated by GITS MPIDR fields
	Aff3 and Aff2.
0b11	vPE Table is shared with the
	groups of Redistributors
	indicated by GITS MPIDR fields
	Aff3, Aff2 and Aff1.

#### Otherwise:

Reserved, res0.

## VMAPP, bit [40] When FEAT\_GICv4p1 is implemented:

#### VMAPP

VMAPP	Meaning
0b0	FEAT_GICv4 VMAPP command
	layout.
0b1	FEAT_GICv4p1 VMAPP
	command layout.

#### Otherwise:

Reserved, res0.

## VSGI, bit [39] When FEAT\_GICv4p1 is implemented:

#### **VSGI**

VSGI	Meaning
0b0	Direct injection of SGIs is not
	supported.
0b1	Direct injection of SGIs is
	supported.

#### Otherwise:

Reserved, res0.

## MPAM, bit [38] When FEAT\_GICv3p1 is implemented:

#### **MPAM**

MPAM	Meaning
0d0	MPAM is not supported.
0b1	MPAM is supported.

#### Otherwise:

Reserved, res0.

## VMOVP, bit [37]

Indicates the form of the VMOVP command.

VMOVP	Meaning
0b0	When moving a vPE, software
	must issue a VMOVP on all
	ITSs that have mappings for
	that vPE. The ITSList and
	Sequence Number fields in the
	VMOVP command must
	ensure synchronization,
	otherwise behavior is
	unpredictable.
0b1	When moving a vPE, software
	must only issue a VMOVP on
	one of the ITSs that has a
	mapping for that vPE. The
	ITSList and Sequence Number
	fields in the VMOVP command
	are res0.

#### **CIL, bit [36]**

Collection ID Limit.

CIL	Meaning
0d0	ITS supports 16-bit Collection ID,
	GITS_TYPER.CIDbits is res0.
0b1	<b>GITS TYPER</b> .CIDbits indicates
	supported Collection ID size

In implementations that do not support Collections in external memory, this bit is res0 and the number of Collections supported is reported by <a href="mailto:GITS\_TYPER">GITS\_TYPER</a>.HCC.

#### CIDbits, bits [35:32]

Number of Collection ID bits.

- The number of bits of Collection ID minus one.
- When GITS TYPER.CIL == 0, this field is res0.

#### HCC, bits [31:24]

Hardware Collection Count. The number of interrupt collections supported by the ITS without provisioning of external memory.

#### Note

Collections held in hardware are unmapped at reset.

#### Bits [23:20]

Reserved, res0.

#### PTA, bit [19]

Physical Target Addresses. Indicates the format of the target address:

PTA	Meaning
0b0	The target address corresponds to
	the PE number specified by
	GICR_TYPER.Processor_Number.
0b1	The target address corresponds to
	the base physical address of the
	required Redistributor.

For more information, see 'RDbase' in ARM® Generic Interrupt Controller Architecture Specification, GIC architecture version 3.0 and version 4.0 (ARM IHI 0069).

#### **SEIS, bit [18]**

SEI support. Indicates whether the virtual CPU interface supports generation of SEIs:

SEIS	Meaning
0b0	The ITS does not support local
	generation of SEIs.
0b1	The ITS supports local generation of SEIs.

#### Devbits, bits [17:13]

The number of DeviceID bits implemented, minus one.

#### ID\_bits, bits [12:8]

The number of EventID bits implemented, minus one.

## ITT entry\_size, bits [7:4]

Read-only. Indicates the number of bytes per translation table entry, minus one.

For more information about the ITS command 'MAPD', see MAPD.

#### **IMPLEMENTATION DEFINED, bit [3]**

implementation defined.

#### **CCT**, bit [2]

Cumulative Collection Tables.

CCT	Meaning
0b0	The total number of supported collections is determined by the number of collections held in memory only.
0b1	The total number of supported collections is determined by number of collections that are held in memory and the number indicated by GITS TYPER.HCC.

If GITS\_TYPER.HCC == 0, or if memory backed collections are not supported (all GITS BASER<n>.Type != 100), this bit is res0.

## Virtual, bit [1] When FEAT\_GICv4 is implemented:

Indicates whether the ITS supports virtual LPIs and direct injection of virtual LPIs:

Virtual	Meaning
0b0	The ITS does not support
	virtual LPIs or direct injection
	of virtual LPIs.
0b1	The ITS supports virtual LPIs
	and direct injection of virtual
	LPIs.

#### Otherwise:

Reserved, res0.

## Physical, bit [0]

Indicates whether the ITS supports physical LPIs:

Physical	Meaning
0b0	The ITS does not support
	physical LPIs.
0b1	The ITS supports physical
	LPIs.

This field is res1, indicating that the ITS supports physical LPIs.

# **Accessing GITS\_TYPER**

## **GITS\_TYPER** can be accessed through the memory-mapped interfaces:

Component	Offset	Instance	
GIC ITS control	0x0008	GITS_TYPER	

Accesses on this interface are **RO**.

AArch32	AArch64	AArch32	AArch64	Index by	<u>External</u>
<u>Registers</u>	<u>Registers</u>	<u>Instructions</u>	<u>Instructions</u>	<b>Encoding</b>	<u>Registers</u>

28/03/2023 16:02; 72747e43966d6b97dcbd230a1b3f0421d1ea3d94

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.