<u>Instructions</u> <u>Instructions</u> <u>Instructions</u> <u>Encoding</u>	<u>Base</u>	SIMD&FP	<u>SVE</u>	<u>SME</u>	Index by
	<u>Instructions</u>	Instructions	<u>Instructions</u>	<u>Instructions</u>	Encoding

Pseu

## **BFMLA** (vectors)

BFloat16 floating-point fused multiply-add vectors

Multiply the corresponding active BFloat16 elements of the first and second source vectors and add to elements of the third source (addend) vector without intermediate rounding. Destructively place the results in the destination and third source (addend) vector. Inactive elements in the destination vector register remain unmodified.

This instruction follows SVE2.1 non-widening BFloat16 numerical behaviors. ID AA64ZFR0 EL1.B16B16 indicates whether this instruction is implemented.

# SVE<sub>2</sub> (FEAT\_SVE\_B16B16)

```
3130292827262524
                 23
                        22 212019181716151413121110 9 8 7 6 5 4 3 2 1 0
0 1 1 0 0 1 0 1
                0
                                        0 0 0 Pg
                         0
                             1
                                  Zm
                                                       Zn
               size<1>size<0>
                                            op
```

```
BFMLA \langle Zda \rangle. H, \langle Pg \rangle /M, \langle Zn \rangle. H, \langle Zm \rangle. H
```

```
if (!HaveSVE2() && !HaveSME2()) | !IsFeatureImplemented(FEAT_SVE_B16B1
integer q = UInt(Pq);
integer n = UInt(Zn);
integer m = UInt(Zm);
integer da = <u>UInt</u>(Zda);
boolean op1_neg = FALSE;
boolean op3_neg = FALSE;
```

## **Assembler Symbols**

<zda></zda>	Is the name of the third source and destination scalable vector register, encoded in the "Zda" field.
<pg></pg>	Is the name of the governing scalable predicate register P0-P7, encoded in the "Pg" field.
<zn></zn>	Is the name of the first source scalable vector register, encoded in the "Zn" field.
<zm></zm>	Is the name of the second source scalable vector register, encoded in the "Zm" field.

### Operation

```
CheckSVEEnabled();
constant integer VL = CurrentVL;
constant integer PL = VL DIV 8;
constant integer elements = VL DIV 16;
```

```
bits(PL) mask = P[g, PL];
bits(VL) operand1 = if AnyActiveElement (mask, 16) then Z[n, VL] else Ze
bits(VL) operand2 = if AnyActiveElement (mask, 16) then Z[m, VL] else Ze
bits(VL) operand3 = Z[da, VL];
bits(VL) result;

for e = 0 to elements-1
    if ActivePredicateElement (mask, e, 16) then
        bits(16) element1 = Elem[operand1, e, 16];
        bits(16) element2 = Elem[operand2, e, 16];
        bits(16) element3 = Elem[operand3, e, 16];

    if op1_neg then element1 = BFNeg(element1);
    if op3_neg then element3 = BFNeg(element3);
        Elem[result, e, 16] = BFMulAdd(element3, element1, element2, FF else
        Elem[result, e, 16] = Elem[operand3, e, 16];
```

### **Operational information**

This instruction might be immediately preceded in program order by a MOVPRFX instruction. The MOVPRFX instruction must conform to all of the following requirements, otherwise the behavior of the MOVPRFX and this instruction is unpredictable:

- The MOVPRFX instruction must be unpredicated, or be predicated using the same governing predicate register and source element size as this instruction.
- The MOVPRFX instruction must specify the same destination register as this instruction.
- The destination register must not refer to architectural register state referenced by any other source operand register of this instruction.

<u>Base</u> <u>SIMD&FP</u> <u>SVE</u> <u>SME</u> <u>Index by</u> Instructions Instructions Instructions Encoding

Internal version only: isa v33.64, AdvSIMD v29.12, pseudocode no\_diffs\_2023\_09\_RC2, sve v2023-06\_rel; Build timestamp: 2023-09-18T17:56

Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.

Sh Pseu