Skip to content
Chisel components for FPGA projects
Scala C++ Tcl Verilog Makefile Shell C
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
project
src
.gitignore
.gitmodules
LICENSE
Makefile
README.md
build.sbt

README.md

A collection of Chisel hardware generators for small but useful components for FPGA projects.

There is some documentation available on the (wiki), but is rather incomplete. The best source of information is taking a look at the source code (most components are pretty small) or sending me an (e-mail).

Contributors and pull requests are welcome!

You can’t perform that action at this time.