



8	7		6		5		4		3		2		1
1. ALL RESISTANCE VALUES ARE IN OHMS, 0		1		₹ 7		T 7 T 1	<u> </u>	1			REV ECN	DESCRIPTION OF REVIS	ON CK APPD
2. ALL CAPACITANCE VALUES ARE IN MICRO 3. ALL CRYSTALS & OSCILLATOR VALUES AR				IV.	ILB NA	$V \perp \perp$	4 P				1		DATE 2019-10-17
LAST_MODIFICAT	FION=Thu Oct 17 16:33:18 2019				LAST_MODIFICATION=Thu Oct 17	16:33:18 2019			I.AST MODIF	ICATION=Thu Oct 1	7 16:33:18 2019		
PAGE CSA CONTENTS	S	SYNC	DATE	PAGE CSA	CONTENTS		SYNC	DATE	PAGE CSA CONTENTS		.7 10.33.10 2015	SYNC	DATE
1 1 SCHEM, MLB_NAV 2 2 BOM Configura		185_NAVI14	06/10/2019	$\frac{61}{62}$ 68	AUDIO MIC CONNECTOR CAMERA/ALS CONNECTOR		J185 NAVI10 J185 NAVI10	10/03/2019	121 149 VR GFX VDD 122 150 GRAPHICS:	IO, VDDCI CTRL GPU VDDCI VR		SUNIL SUNIL	10/16/2019
D 3 3 DEBUG: LEDS		185 NAVI10	10/03/2019	63 69			J185 NAVI10	10/03/2019	123 151 GRAPHICS:			SUNIL	10/16/2019 D
4 4 MECHANICAL: F 5 5 CPU DMI/PEG/D		185 NAVI10 185 NAVI10	10/03/2019		VR CPU Core & VCCGT Ctrl VR CPU CORE PHASES 1-3		J185 NAVI10 J185 NAVI10	10/03/2019	124 152 GRAPHICS: 125 153 VR GFX VDD			SUNIL SUNIL	10/16/2019
6 6 CPU Clock/Mis		185 NAVI10	10/03/2019	66 72			J185 NAVI10	10/03/2019		RAIL DISCHARGE		J185 NAVI10	10/03/2019
$\frac{7}{8}$ 7 CPU DDR4 Integrated and $\frac{7}{8}$ 8 CPU Power		185 NAVI10 185 NAVI10	10/03/2019	$\frac{67}{68}$ 73	CPU & CHIPSET: CPU VDDQ VR CPU & CHIPSET: VCCGT & VCCSA		J185 NAVI10 J185 NAVI10	10/03/2019	127 155 POWER ALIA 128 156 POWER ALIA			J185 NAVI10 J185 NAVI10	10/03/2019
9 9 CPU Ground	J1	185 NAVI10	10/03/2019	69 75	CPU & CHIPSET: CPU VCCIO VR		J185 NAVI10	10/03/2019	129 158 FCT/ICT TP			J185 NAVI10	10/03/2019
10 10 CPU DECOUPLING 11 11 CPU DECOUPLING		185 NAVI10 185 NAVI10	10/03/2019	$\frac{70}{71}$ $\frac{76}{77}$	PLATFORM POWER: 3.3V G3H/5V G CPU & CHIPSET: PCH 1V05	3S VR	J185 NAVI10 J185 NAVI10	10/03/2019	130 159 CHARZ AUTO 131 160 SIGNAL ALI			J185 NAVI10 J185 NAVI10	10/03/2019 07/10/2019
		185 NAVI10	10/03/2019		PMIC BUCKS AND SWs		J185 NAVI10	10/03/2019	132 161 ALTERNATE			KRITHIKA	10/17/2019
$\frac{13}{14} \qquad \frac{13}{14} \qquad \frac{\text{PCH USB/JTAG/}}{\text{PCH PCIe and}}$		185 NAVI10 185 NAVI10	10/03/2019		PMIC LDOs PMIC GPIOs Controls		J185 NAVI10 J185 NAVI10	10/03/2019	133 162 FCT/ICT TP 134 164 BOM Config			KRITHIKA	09/10/2019 07/09/2019
15 15 PCH GPIO/Miso	C/NCTF J.	185 NAVI10	10/03/2019		DISPLAY: LCD Backlight Driver	(LP8565)	J185 NAVIIO J185 NAVIIO	10/03/2019	134 164 BOM Config 135 165 BOM Config			KRITHIKA J185_NAVI14	06/10/2019
16 16 PCH Power 17 17 PCH Decoupling		7185 NAVI10 7185 NAVI10	10/03/2019		DISPLAY: Backlight Driver 2 DISPLAY: Support		J185 NAVI10 J185 NAVI10	10/03/2019	136 172 BOM CONFIG	URATION			
18 18 CPU XDP		7185 NAVI10	10/03/2019		POWER FET 2		J185 NAVIIO	10/03/2019					
19 19 CPU & CHIPSET		185 NAVI10 185 NAVI10	10/03/2019		POWER FET		J185 NAVI10	10/03/2019					
		J185 NAVI10	10/03/2019		SSD0: S4E/S5E<0> SSD0: S4E/S5E<1>		J185 NAVI10 J185 NAVI10	10/03/2019					C
22 22 DRAM: VREF/VT		J185 NAVI10 J185 NAVI10	10/03/2019		SSD0: S4E/S5E<2>		J185 NAVI10	10/03/2019					
		7185 NAVIIO	10/03/2019		SSD0: S4E/S5E<3> OCARINA PMIC & NAND VCC VR		J185 NAVI10 J185 NAVI10	10/03/2019					
		J185 NAVI10	10/03/2019		SSD0 SUPPORT		J185 NAVI10	10/03/2019					
26 26 DRAM:SO-DIMM 27 28 USB-C High Sp		J185 NAVI10 J185 NAVI10	10/03/2019		SSD 1 CONN SYSTEM POWER SEQUENCING		J185 NAVI10 J185 NAVI10	10/03/2019					
28 29 USB-C High Sp		J185 NAVI10	10/03/2019		GPU POWER SEQUENCING SO		J185 NAVI10	10/03/2019					
29 30 USB-C Support 30 31 USB-C PORT CO		J185 NAVI10 J185 NAVI10	10/03/2019		10G ETHERNET CONTROLLER 1 10G ETHERNET CONTROLLER 2		J185 NAVI10 J185 NAVI10	10/03/2019					
31 32 USB-C PORT CO		J185 NAVI10	10/03/2019		10G ENET SUPPORT 1		J185 NAVI10	10/03/2019					
32 33 USB-C Connection 33 36 SECURE ELEMENT		J185 NAVI10 J185 NAVI10	10/03/2019		10G ENET SUPPORT 2 VR 10G ENET 1V2, 2V1		J185 NAVI10 J185 NAVI10	10/03/2019					
34 38 SOC DEV LED		J185 NAVI10	10/03/2019	94 102	VR 10G ENET 0V85		J185 NAVI10	10/03/2019					
35 39 SoC GPIO/SEP 36 40 SoC AOP/AON/		J185 NAVI10 J185 NAVI10	10/03/2019		SD CONTROLLER UHS-II SD CONNECTOR UHS-II		J185 NAVI10 J185 NAVI10	10/03/2019 10/03/2019					
37 41 SoC ISP/I2C/		J185 NAVI10	10/03/2019	97 106	USB-A: EXTERNAL USB PORTS A		J185 NAVI10	10/03/2019					
B 38 42 SoC PCIe 39 43 SoC Power 1		J185 NAVI10 J185 NAVI10	10/03/2019		USB-A: EXTERNAL USB PORTS C & WIFI/BT MODULE 1	a D	J185 NAVI10 J185 NAVI10	10/03/2019 10/03/2019					B
40 44 SoC Power 2		J185 NAVI10	10/03/2019	100 111	WIFI/BT MODULE 2		J185 NAVI10	10/03/2019					
41 45 SoC Power 3 42 46 SoC Ground		J185 NAVI10 J185 NAVI10	10/03/2019		WIFI/BT SUPPORT GPU Navi14 PCIe / DP A / Mis		J185 NAVI10 JACOB	10/03/2019					
43 47 SoC Shared S		J185 NAVI10	10/03/2019	103 121	GPU Navi14 DP / GPI0 / Debug		JACOB	10/02/2019					
44 48 SOC PROJECT 45 49 SOC SHARED S		J185 NAVI10 J185 NAVI10	10/03/2019		GPU Navi14 VSS GPU Navi14 CLK/JTAG		JACOB JACOB	10/02/2019					
46 50 I2C SOC 1	J	J185 NAVI10	10/03/2019	106 125	GPU Navi14 Power		JACOB	10/02/2019					
47 51 I2C SOC 2 48 52 SMC Project		J185 NAVI10 J185 NAVI10	10/03/2019		GPU Navi14 SOC Decoupling GPU Navi14 Core Decoupling		JACOB JACOB	10/02/2019					
49 53 SOC SHARED S	SUPPORT IMAC 2 J	J185 NAVI10	10/03/2019	-	GPU Navi14 GDDR6 CHs A, B		JACOB	10/02/2019					
50 54 SENSORS: I a 51 55 SENSORS: I a		J185 NAVI10 J185 NAVI10	10/03/2019		GPU Navi14 GDDR6 CHs C, D GPU ROM		JACOB JACOB	10/02/2019					
52 56 SENSORS THER		J185 NAVI10	10/03/2019		d GPU ISO		JACOB	10/02/2019					
53 57 SENSORS: PSU 54 58 FAN: System		J185 NAVI10 J185 NAVI10	10/03/2019 10/03/2019		GDDR6 X16 GPU CH A0,A1 GDDR6 X16 GPU CH B0,B1		JACOB JACOB	10/02/2019					
55 60 1G ENET PHY		J185 NAVI10	10/03/2019	115 137			JACOB	10/02/2019			;	SCHEM,MLB_NAV	14
56 61 1G ENET SUPP 57 63 Audio Jack C		J185 NAVI10 J185 NAVI10	10/03/2019	116 138 117 145	GDDR6 X16 GPU CH D0,D1 VR VDDCR_GFX, VDDCR_SOC CTRL		JACOB SUNIL	10/02/2019			SYNC_MASTER=KRITHIKA DRAWING TITLE		SYNC_DATE=04/24/2019 A
58 64 Left Speaker		J185 NAVI10	10/03/2019	118 146			SUNIL	10/16/2019				SCHEM, MLB, NAVI14, X1	DRAWING NUMBER SIZE
59 65 Right Speake	_	J185 NAVI10 J185 NAVI10	10/03/2019	119 147	_		SUNIL	10/16/2019			A A	pple Inc.	051-04705 D
- Tauto vack c	· · · · · · · · · · · · · · · · · · ·			120 148	3 VR VDDCR_GFX PHASES 7-8		SUNIL	10/16/2019			NOTICE OF PROPRIE		1.18.0 BRANCH
											THE INFORMATION CONTAINE PROPRIETARY PROPERTY OF THE POSESSOR AGREES TO I TO MAINTAIN THIS DOCUME	THE FOLLOWING: NT IN CONFIDENCE	PAGE 1 OF 172
											II NOT TO REPRODUCE OR CO III NOT TO REVEAL OR PUBLISI IV ALL RIGHTS RESERVED	PPY IT	1 OF 136
8	7		6		5		4		3		2		1
	I	I				1		l		I			

	8	7	6	5		4			3		2			1	_
												<u> </u>			
	BOM Variants				CPUs										
	BOM NUMBER	BOM NAME	BOM OPTIONS	THEA ASSESSED, MAD		DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION						
	685-00280	PCBA, COMMON, PARTS, MLB, X1149	X1149_COMMON,X1149_COMMON2,X1149_SPECIFIC	1962 (1960) 750 1962 (1960) 750 1962 (1960) 750		CPU,CML-S,Q3WC,ES,P-0,3.3,10C,125W,LGA1200	CPU		CPU:CTO						
	985-00999 685-00346	PCBA, DEV, MLB, X1149 TTLC.SSD_PARTS.S4E.2L.NAVI14.X1149	X1149_DEVEL SSD0_2L.SSD0_S4E	166,50000,700		CPU,CML-S,S3V5,ES,P-0,2.9,8C,1.25,LGA1200	CPU		CPU: ULT						
		ITLC,SSD PARTS,S4E,2L,NAVI14,X1149 ITLC,SSD PARTS,S4E,4L,NAVI14,X1149	SSD0_2L,SSD0_S4E SSD0_4L,SSD0_S4E,SSD0_S4E_4L	Takes placement of the		CPU,CML,QTLR,QS,G-0,3.3,6C,65W,LGA1200 CPU,CML,QTLT,QS,G-0,3.1,6C,65W,LGA1200	CPU CPU		CPU:BEST CPU:BTR						
		ITLC,SSD PARTS,S5E,2L,NAVI14,X1149	SSD0_2L,SSD0_S5E	Placeholder -:		CPU,CML-S,QSRL,ES,G0,2.0,6C,35W,LGA1200	СРИ		CPU: 6C	<u>~·</u>					D
		ITLC, SSD PARTS, S5E, 4L, NAVI14, X1149	SSD0_4L,SSD0_S5E,SSD0_S5E_4L	-84 (80000) 700 100 (80000) 700						GPU					_
	685-00359 685-00360	ENET PARTS,10G,NAVI14,X1149 ENET PARTS,1G,NAVI14,X1149	ENET:10G,10G_ENET_ROM:PROG ENET:1G,1G_ENET_ROM:PROG	1663,94000000000000000000000000000000000000								REFERENCE DESIGNATOR(S)		BOM OPTION	-,,,,,,,
		. ,	, <u> </u>		R∪M 77	/IRANTS				337S00769 1 337S00770 1	1 GPU, AMD, NAVI14, XTA, A1, ES, BGA1125 1 GPU, AMD, NAVI14, XLXA, A1, ES, BGA1125	UC000	CRITICAL CRITICAL	GPU:XTA GPU:XLXA	
	BOM Groups			TABLE SOURCES PATE			REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION	998-20673 1	GPU,AMD,NAVI14,XLXA,A1,ES,BGA1125 GPU,AMD,NAVI14,ULA,A1,ES,TDP,BGA1125	5 UC000	CRITICAL	GPU:XLXA GPU:TDP	7,00
	BOM GROUP		BOM OPTIONS PTS YDD: VES 1V8 AUDIO DI V:N C10:NO DE: TIINE WIEI: MIDATA	COLLANDON / FEE		ITLC,SSD PARTS,S4E,2L,NAVI14,X1149	SSD_2L_S4E		2L_S4E						-
	X1149_COMMON X1149_COMMON2		TS, XDP: YES, 1V8_AUDIO_DLY: N, C10: NO, RF: TUNE, WIFI: MURATA N, NO_LDO_CLIFDEN, PWR_SEQUENCE: SMC, SE: DEV	1864,500000-770		ITLC,SSD PARTS,S4E,4L,NAVI14,X1149	SSD_4L_S4E		4L_S4E	VRAM		Deces-::		DOV. 25-	-
	X1149_PROGPARTS		PROG, WIFI_ROM: PROG, BT_ROM: PROG	VALLACIONAL PRO		ITLC.SSD PARTS.S5E.4L.NAVI14.X1149	SSD_2L_S5E	CRITICAL	2L_S5E			REFERENCE DESIGNATOR(S) UD500, UD600, UD700, UD800		BOM OPTION FB:HY-4GB	M4.5,700
	X1149_DEVEL		EVELOPMENT, SOC_DBG: YES, DEBUG, DBG_LED, BOOTCFG0	THE A PROMISED FROM		ITLC,SSD PARTS,S5E,4L,NAVI14,X1149 ENET PARTS,10G,NAVI14,X1149	SSD_4L_S5E 10G_ENET	CRITICAL CRITICAL	4L_S5E 10G_ENET_COM		4 IC,GDDR6,8GBIT,14GBPS,1.35V,18NM,H,BG180 4 IC,GDDR6,8GBIT,14GBPS,1.35V,18NM,M,BG180	UD500, UD600, UD700, UD800		FB:MC-4GB	S,rine
	X1149_SPECIFIC	PEG: 2X8_REVERSE, BOARD1	J185 NAVI14 BOARDID: 100010			ENET PARTS,1G,NAVI14,X1149	1G_ENET		1G_ENET_COM	333S00210 4	4 IC,GDDR6,8GBIT,14GBPS,1.35V,18NM,S,BG180	UD500, UD600, UD700, UD800	800 CRITICAL	FB:SS-4GB	C.C.000
											4 IC,GDDR6,16GBIT,14GBPS,1.35V,19NM,H,B180	UD500, UD600, UD700, UD800		FB:HY-8GB	
											4 IC,GDDR6,16GBIT,14GBPS,1.35V,16NM,M,B180 4 IC,GDDR6,16GBIT,14GBPS,1.35V,18NM,S,B180	UD500, UD600, UD700, UD800		FB:MC-8GB FB:SS-8GB	700
												,, 00, 008	- 1444		_
										GPU ROM	V <u>I</u>				,
C												REFERENCE DESIGNATOR(S)		BOM OPTION ODAL DOM: DI ANIX	
	GPU BOM GROUPS	1		NAA ANNOON ANN						335S00133 1 341S01475 1	1 IC,SPI SERIAL FLASH,8MBITS,3.0V,USON8 1 IC,VBIOS,ROM,NAVI14-XTA,GPU(VXXX)POC,X1149	UD200 UD200	CRITICAL CRITICAL	GPU_ROM:BLANK GPU_ROM:XTA	
	BOM GROUP		BOM OPTIONS GPII: XTA . GPII ROM: XTA	106.6,300000007/00							1 IC, VBIOS, ROM, NAVI14-XTA, GPU(VXXX) POC, X1149 1 IC, VBIOS, ROM, NAVI14-XLXA, GPU(VXXX) POC, X1149	UD200		Table, (UTW	-
	GPU_XTA GPU_XLXA		GPU:XTA,GPU_ROM:XTA GPU:XLXA,GPU_ROM:XLXA	Total A possibility / Fee											
В															_R
										X1149 SC	CHEMATIC / PCB #'S				
												REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION	
											TY DESCRIPTION R SCHEM, MLB, NAVI14, X1149	SCH1		BOM OPTION X1149	4
											PCBF,MLB,NAVI14,X1149	PCB1	CRITICAL	X1149	1
										685-00280 1	PCBA, COMMON, PARTS, X1149	CMNPTS	CRITICAL	MLB_CMNPTS	
A											SYNC MASTER-J185 NAVI14			SYNC DATE=06/1	A
											SYNC_MASTER=J185_NAVI14 PAGE TITLE	BOM Conf	-jaurat		
												4		DRAWING NUMBER SIZ	TZE
												Apple Inc.	1	REVISION	-
												PROPRIETARY PROPERT	YTY:	1.18.0	-
											THE INFORMATION PROPRIETARY PRO THE POSESSOR AGE	N CONTAINED HEREIN IS THE OPERTY OF APPLE INC. GREES TO THE FOLLOWING:	t	PAGE	4
											I TO MAINTAIN THIS I II NOT TO REPRODUC III NOT TO REVEAL OR	IS DOCUMENT IN CONFIDENCE DUCE OR COPY IT OR PUBLISH IT IN WHOLE OR PART	т }	2 OF 172	4
1 _											IV ALL RIGHTS RESER			2 OF 136	_
	8	7	6	5		4			3		2			1	























































	8		7	6	5	4	3	2	1
		i	THERE ARE DQ PII	N SWAPS WITHIN A BYTE	•	!	•	•	•
	7 MEM A DQS N<0> 7 MEM A DQS P<0>	MAKE_BASE=TRUE	= MEM A DQS N<0> 23 24 = MEM A DQS P<0> 23 24	7 MEM B DQS N<0> —— —— —— —— —— —— —— —— —— —— —— —— ——	=MEM_B_DQS_N<0> 25 26 =MEM_B_DQS_P<0> 25 26				
	7 MEM A DO<7>	MAKE_BASE=TRUE -	— =MEM A DO<6> 23 24	MAKE_BASE=TRUE ——	=MEM_B_DQ<7> 25 26				
	7 MEM A DQ<6>	MAKE_BASE=TRUE — MAKE_BASE=TRUE —	=MEM A DQ<3> 23 24 = MEM A DQ<5> 23 24	7 MEM B DQ<6> MAKE_BASE=TRUE ————————————————————————————————————	=MEM B DQ<4> 25 26 =MEM B DQ<3> 25 26				
	7 MEM_A_DQ<4>	MAKE_BASE=TRUE	=MEM_A_DQ<0> 23 24 =MEM_A_DQ<7> 23 24	7 MEM_B_DQ<4> MAKE_BASE=TRUE MAKE_BASE=TRUE MAKE_BASE=TRUE	=MEM_B_DQ<2> 25 26 =MEM_B_DQ<6> 25 26				
	7 MEM_A_DQ<2>	MAKE_BASE=TRUE		7 MEM_B_DQ<2> MAKE_BASE=TRUE	=MEM_B_DQ<0> 25 26 =MEM_B_DQ<1> 25 26				D
	7 MEM A DQ<0>	MAKE_BASE=TRUE — MAKE_BASE=TRUE —		MEM_B_DQ<0> MAKE_BASE=TRUE MAKE_BASE=TRUE	=MEM_B_DQ<5> 25 26				
	7 MEM A DOS N<1>	MAKE_BASE=TRUE		7 MEM B DQS N<1> ————————————————————————————————————	=MEM B DQS N<1> 25 26				
	7 MEM_A_DQS_P<1>	MAKE_BASE=TRUE —		MAKE_BASE=TRUE ——	=MEM_B_DQS_P<1> 25 26				
	7 MEM A DQ<14>	MAKE_BASE=TRUE — MAKE_BASE=TRUE —		7 MEM_B_DQ<15> — — 7 MEM_B_DQ<14> — — 8 MAKE_BASE=TRUE — MAKE_BASE=TRUE — —	=MEM_B_DQ<11> 25 26 =MEM_B_DQ<14> 25 26				
	7 MEM_A_DQ<13>	MAKE_BASE=TRUE MAKE_BASE=TRUE	= MEM_A_DQ<8> 23 24 = MEM_A_DQ<9> 23 24	7 MEM_B_DQ<12> MAKE_BASE=TRUE MAKE_BASE=TRUE	=MEM_B_DQ<12> 25 26 =MEM_B_DQ<9> 25 26				
	7 MEM A DQ<11>	MAKE_BASE=TRUE	=MEM_A_DQ<10> 23 24	7 MEM_B_DQ<11>	=MEM_B_DQ<10> 25 26 =MEM_B_DQ<15> 25 26				
	7 MEM A DQ<9>	MAKE_BASE=TRUE	= MEM A DQ<12> 23 24 = MEM A DQ<13> 23 24	MEM_B_DQ<9> MAKE_BASE=TRUE MEM_B_DQ<8> MAKE_BASE=TRUE	=MEM B DQ<13> 25 26 =MEM B DQ<8> 25 26				
		MAKE_BASE=TRUE —	_	MAKE_BASE=TRUE ——					
	7 MEN A DUS PEZS	MAKE_BASE=TRUE — MAKE_BASE=TRUE —	= MEM A DQS N<2> 23 24 = MEM A DQS P<2> 23 24	7 MEM_B_DQS_N<2> MAKE_BASE=TRUE — 7 MEM_B_DQS_P<2> MAKE_BASE=TRUE —	=MEM_B_DQS_N<2> 25 26 =MEM_B_DQS_P<2> 25 26				
	7 MEM_A_DQ<23>		=MEM_A_DQ<23> 23 24	7 MEM_B_DQ<23> ————————————————————————————————————	=MEM_B_DQ<18> 25 26				
	7 MEM A DQ<22>	MAKE_BASE=TRUE	= MEM A DQ<19> 23 24 = MEM A DQ<16> 23 24	7 MEM B DQ<22> — — — — — — — — — — — — — — — — — —	=MEM B DQ<23> 25 26 =MEM B DQ<16> 25 26				
	7 MEM_A_DQ<20>	MAKE_BASE=TRUE MAKE_BASE=TRUE	=MEM A DQ<17> 23 24 =MEM A DQ<22> 23 24	MEM_B_DQ<20> MAKE_BASE=TRUE	=MEM_B_DQ<20> 25 26 =MEM_B_DQ<19> 25 26				
	7 MEM_A_DQ<18>		=MEM A DQ<18> 23 24 =MEM A DQ<21> 23 24	7 MEM_B_DQ<18> MAKE_BASE=TRUE ————————————————————————————————————	=MEM_B_DQ<22> 25 26 =MEM_B_DQ<21> 25 26				
C	- MEM A DO<16>	MAKE_BASE=TRUE — MAKE_BASE=TRUE —	— =MEM A DO<20> 00 04	MAKE_BASE=TRUE MAKE_BASE=TRUE MAKE_BASE=TRUE	=MEM_B_DQ<17> 25 26				C
		MAKE_BASE=TRUE — MAKE_BASE=TRUE —	= MEM A DQS N<3> 23 24 = MEM A DQS P<3> 23 24	7 MEM_B_DQS_N<3> ————————————————————————————————————	=MEM B DQS N<3> 25 26 =MEM B DQS P<3> 25 26				
	7 MEM_A_DQ<31>		=MEM_A_DQ<26> 23 24	7 MEM_B_DQ<31> ——	=MEM_B_DQ<31> 25 26				
	7 MEM A DQ<30>	MAKE_BASE=TRUE	—— = MEM A DUSZ/> 22 24	7 MEM B DQ<30> — — — — — — — — — — — — — — — — — — —	=MEM B DQ<26> 25 26 =MEM B DQ<25> 25 26				
	7 MEM A DQ<28>	MAKE_BASE=TRUE	=MEM A DQ<25> 23 24 =MEM A DQ<30> 23 24	7 MEM B DQ<28> MAKE_BASE=TRUE ————————————————————————————————————	=MEM B DQ<29> 25 26 =MEM B DQ<27> 25 26				
	7 MEM_A_DQ<26>	MAKE_BASE=TRUE		7 MEM_B_DQ<26> MAKE_BASE=TRUE ————————————————————————————————————	=MEM_B_DQ<30> 25 26 =MEM_B_DQ<24> 25 26				
	7 MEM A DQ<24>	MAKE_BASE=TRUE — MAKE_BASE=TRUE —		MAKE_BASE=TRUE MAKE_BASE=TRUE MAKE_BASE=TRUE	=MEM_B_DQ<28> 25 26				
	7 MEM A DOS N<4>	MAKE_BASE=TRUE		7 MEM_B_DQS_N<4> MAKE_BASE=TRUE	=MEM_B_DQS_N<4> 25 26				
	7 MEM A DQS PC42	MAKE_BASE=TRUE —		MAKE_BASE=TRUE	=MEM B DQS P<4> 25 26				
	7 MEM A DQ<38>	MAKE_BASE=TRUE -		7 MEM_B_DQ<39>	=MEM_B_DQ<39> 25 26 =MEM_B_DQ<38> 25 26				
	7 MEM_A_DQ<37>	MAKE_BASE=TRUE	=MEM_A_DQ<33> 23 24 =MEM_A_DQ<32> 23 24	7 MEM B DO<36> MAKE_BASE=TRUE	=MEM_B_DQ<36> 25 26 =MEM_B_DQ<32> 25 26				
	7 MEM A DO<34>	MAKE_BASE=TRUE MAKE_BASE=TRUE MAKE_BASE=TRUE		MEM_B_DQ<35> MAKE_BASE=TRUE ————————————————————————————————————	=MEM_B_DQ<35> 25 26 =MEM_B_DQ<34> 25 26				
	7 MEM A DO<33>	MAKE BASE=TRUE -	=MEM_A_DQ<36> 23 24	MEM_B_DQ<33> MAKE_BASE=TRUE — MAKE_BASE — MAKE_BASE — MAKE_BASE — MAKE_BAS	=MEM B DQ<33> 25 26 =MEM B DQ<37> 25 26				
В		MAKE_BASE=TRUE —		MAKE_BASE=TRUE ——					В
		MAKE_BASE=TRUE — MAKE_BASE=TRUE —	-MEM A DOS DOS	7 MEM_B_DQS_N<5> — 7 MEM_B_DQS_N<5> MAKE_BASE=TRUE 7 MEM_B_DQS_P<5> MAKE_BASE=TRUE —	=MEM B DQS N<5> 25 26 =MEM B DQS P<5> 25 26				
	7 MEM A DO<47>	_		7 MEM_B_DQ<47> —	=MEM_B_DQ<42> 25 26				
	7 MEM A DQ<46>	MAKE_BASE=TRUE MAKE_BASE=TRUE		7 MEM B DQ<46> MAKE_BASE=TRUE ————————————————————————————————————	=MEM B DQ<43> 25 26 =MEM_B_DQ<40> 25 26				
	7 MEM A DQ<44>	MAKE_BASE=TRUE — MAKE_BASE=TRUE —	=MEM A DQ<40> 23 24 =MEM A DQ<46> 23 24	7 MEM B DQ<44> MAKE_BASE=TRUE MAKE_BASE=TRUE MAKE_BASE=TRUE	=MEM B DQ<45> 25 26 =MEM B DQ<46> 25 26				
	7 MEM_A_DQ<42> 7 MEM_A_DQ<41>	MAKE_BASE=TRUE	=MEM_A_DQ<42> 23 24	7 MEM_B_DQ<42> MAKE_BASE=TRUE	=MEM_B_DQ<47> 25 26				
	7 MEM A DQ<40>	MAKE_BASE=TRUE MAKE_BASE=TRUE		7 MEM_B_DQ<40> MAKE_BASE=TRUE ————————————————————————————————————	=MEM_B_DQ<41> 25 26 =MEM_B_DQ<44> 25 26				
	7 MEM A DQS N<6> 7 MEM A DQS P<6>	MAKE_BASE=TRUE = MAKE_BASE=TRUE = MAKE_BASE=TRUE	= MEM_A_DQS_N<6> 23 24 = MEM_A_DQS_P<6> 23 24	7 MEM_B_DQS_N<6> ————————————————————————————————————	=MEM_B_DQS_N<6> 25 26 =MEM_B_DQS_P<6> 25 26				
	7 MEM A DO<55>	_		MAKE_BASE=TRUE —— 7 MEM B DQ<55> ——	=MEM B DQ<54> 25 26				
	7 MEM A DQ<54>	MAKE_BASE=TRUE		7 MEM_B_DQ<54> MAKE_BASE=TRUE ————————————————————————————————————	=MEM_B_DQ<55> 25 26 =MEM_B_DQ<51> 25 26				
	7 MEM A DQ<52>	MAKE_BASE=TRUE	=MEM A DQ<53> 23 24 =MEM A DO<54> 23 24	7 MEM B DQ<52> MAKE_BASE=TRUE ————————————————————————————————————	=MEM B DQ<49> 25 26				
	7 MEM A DO<50>	MAKE_BASE=TRUE MAKE_BASE=TRUE	= MEM A DQ<49> 23 24	7 MEM B DQ<50> MAKE_BASE=TRUE —— MAKE_BASE=TRUE ——	=MEM B DQ<50> 25 26				
	7 MEM A DO<48>	MAKE BASE=TRUE -	=MEM_A_DQ<52> 23 24	7 MEM_B_DQ<49> MAKE_BASE=TRUE	=MEM_B_DQ<52> 25 26 =MEM_B_DQ<52> 25 26				
A	7 MEM_A_DQS_N<7>	MAVE DIGE TO		7 MEM_B_DQS_N<7> —— ——	=MEM_B_DQS_N<7> 25 26			STRE_MATTER-SIES INVIII	A
	7 MEM A DOS P<7>		— =MEM A DOS P<7>	MAKE_BASE=TRUE MAKE_BASE=TRUE MAKE_BASE=TRUE	=MEM B DQS P<7> 25 26			PAGE TITLE DRAM: ALI	ASES AND BITSWAPS
	7 MEM A DO<62>	MAKE_BASE=TRUE	=MEM_A_DQ<58> 23 24	7 MEM B DQ<63> —— —— —— —— —— —— —— —— —— —— —— —— ——	=MEM B DQ<57> 25 26 =MEM B DQ<63> 25 26				DRAWING NUMBER SIZE
	7 MEM_A_DQ<61> 7 MEM_A_DO<60>	MAKE_BASE=TRUE	=MEM_A_DQ<60> 23 24 =MEM_A_DQ<63> 23 24	7 MEM_B_DQ<61> MAKE_BASE=TRUE ————————————————————————————————————	=MEM_B_DQ<61> 25 26			Apple I	Inc. REVISION 1.18.0
	7 MEM_A_DQ<59>	MAKE_BASE=TRUE MAKE_BASE=TRUE	=MEM_A_DQ<62> 23 24	7 MEM_B_DQ<59> MAKE_BASE=TRUE ————————————————————————————————————	=MEM_B_DQ<58> 25 26			NOTICE OF PROPRIETARY P	ROPERTY: BRANCH
	7 MEM A DQ<58>	MAKE_BASE=TRUE — MAKE_BASE=TRUE —	=MEM_A_DQ<59> 23 24	7 MEM_B_DQ<58> MAKE_BASE=TRUE WAKE_BASE=TRUE	=MEM B DQ<62> 25 26 =MEM B DQ<60> 25 26			THE INFORMATION CONTAINED HEREIN IS PROPRIETARY PROPERTY OF APPLE INC. THE POSESSOR AGREES TO THE FOLLOW I TO MAINTAIN THIS DOCUMENT IN CONFI	VING: PAGE
	7 MEM_A_DQ<56>	MAKE_BASE=TRUE —	=MEM_A_DQ<61> 23 24	7 MEM_B_DQ<56> MAKE_BASE=TRUE —— MAKE_BASE=TRUE	=MEM_B_DQ<59> 25 26		BOM_COST_GROUP=DRAM	I TO MAINTAIN THIS DOCUMENT IN CONFI II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOL IV ALL RIGHTS RESERVED	21 01 172
	8		7	6	5	4	3	2	1
L							<u> </u>	Ţ	<u>I</u>















































































































































































































































































































































	8	7	6	5	4	3	2
	BOM CONFIGURATION						
	BOM NUMBER	BOM NAME	BOM OPTIONS	Table demonstration			
	639-10602	MLB,CTO,NV14XL,4GSA,4TBWD,EN10G,X1149	MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XLXA,FB:SS-4GB,STG_4TB_WD,10G_EN	NET			
	639-10589	MLB, BST, NV14XL, 4GHY, 512TO, EN1G, X1149	MLB_CMNPTS,CPU:BEST,CAP:HP,GPU_XLXA,FB:HY-4GB,STG_512GB_T0,1G_E	ENET			
D	639-10592 639-10612	MLB, BST, NV14XL, 4GHY, 1TBHY, EN10G, X1149 MLB, CTO, NV14XL, 4GSA, 1TBTO, EN1G, X1149	MLB_CMNPTS,CPU:BEST,CAP:HP,GPU_XLXA,FB:HY-4GB,STG_1TB_HY,10G_E MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XLXA,FB:SS-4GB,STG_1TB_TO,1G_EN	1844, (ASSENCE) / THE			
	639-10584	MLB, BTR, NV14XL, 4GSA, 1TBTO, EN1G, X1149	MLB_CMNPTS,CPU:BTR,GPU_XLXA,FB:SS-4GB,STG_1TB_TO,1G_ENET	Tanal position of you			
	639-10606	MLB,CTO,NV14XT,8GMC,512HY,EN1G,X1149	MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XTA,FB:MC-8GB,STG_512GB_HY,1G_E	NET			
	639-10603 639-10605	MLB,CTO,NV14XL,4GMC,4TBHY,EN10G,X1149 MLB,CTO,NV14XL,4GHY,8TBWD,EN10G,X1149	MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XLXA,FB:MC-4GB,STG_4TB_HY,10G_EN	Table (Allaholar) (The			
	639-10586	MLB, BTR, NV14XL, 4GHY, 2TBWD, EN10G, X1149	MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XLXA,FB:HY-4GB,STG_8TB_WD,10G_ENGT MLB_CMNPTS,CPU:BTR,GPU_XLXA,FB:HY-4GB,STG_2TB_WD,10G_ENGT	1964, (900HOR) / THE			
	639-10601	MLB,CTO,NV14XL,4GHY,2TBHY,EN10G,X1149	MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XLXA,FB:HY-4GB,STG_2TB_HY,10G_E	NET			
	639-10598	MLB, CTO, NV14XL, 4GHY, 1TBTO, EN10G, X1149	MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XLXA,FB:HY-4GB,STG_1TB_TO,10G_EN	1964, (900HOR) / THE			
	639-10583 639-10587	MLB, BTR, NV14XL, 4GHY, 512HY, EN1G, X1149 MLB, BTR, NV14XL, 4GSA, 2TBHY, EN10G, X1149	MLB_CMNPTS,CPU:BTR,GPU_XLXA,FB:HY-4GB,STG_512GB_HY,1G_ENET MLB_CMNPTS,CPU:BTR,GPU_XLXA,FB:SS-4GB,STG_2TB_HY,10G_ENET	THAT ADDRESS / THE			
	639-10594	MLB,BST,NV14XL,4GMC,2TBHY,EN10G,X1149	MLB_CMNPTS,CPU:BEST,CAP:HP,GPU_XLXA,FB:MC-4GB,STG_2TB_HY,10G_E	Time, positioner, year			
	639-10596	MLB,CTO,NV14XL,4GSA,512TO,EN1G,X1149	MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XLXA,FB:SS-4GB,STG_512GB_TO,1G_E	Tanal possibility play			
	639-10608 639-10613	MLB, BST, NV14XL, 4GMC, 512TO, EN1G, X1149 MLB, CTO, NV14XT, 8GHY, 512TO, EN1G, X1149	MLB_CMNPTS,CPU:BEST,CAP:HP,GPU_XLXA,FB:MC-4GB,STG_512GB_TO,1G_E MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XTA,FB:HY-8GB,STG_512GB_TO,1G_EN	THAT ADDRESS / THE			
	639-10595	MLB,CTO,NV14XL,4GHY,512HY,EN1G,X1149	MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XLXA,FB:HY-4GB,STG_512GB_HY,1G_E	1964, (900HOR) / THE			
	639-10582	MLB,BTR,NV14XL,4GMC,512TO,EN1G,X1149	MLB_CMNPTS,CPU:BTR,GPU_XLXA,FB:MC-4GB,STG_512GB_T0,1G_ENET	1604, 300003-7.05 1404, 300003-7.05			
C	639-10588	MLB, BST, NV14XL, 4GMC, 512HY, EN1G, X1149 MLB, BTR, NV14XL, 4GMC, 1TBHY, EN1G, X1149	MLB_CMNPTS,CPU:BEST,CAP:HP,GPU_XLXA,FB:MC-4GB,STG_512GB_HY,1G_E	THAT ADDRESS / THE			C
	639-10591	MLB, BST, NV14XL, 4GMC, 1TBTO, EN10G, X1149	MLB_CMNPTS,CPU:BTR,GPU_XLXA,FB:MC-4GB,STG_1TB_HY,1G_ENET MLB_CMNPTS,CPU:BEST,CAP:HP,GPU_XLXA,FB:MC-4GB,STG_1TB_TO,10G_E	THAT ADDRESS / THE			
	639-10607	MLB,CTO,NV14XT,8GSA,512TO,EN1G,X1149	MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XTA,FB:SS-8GB,STG_512GB_TO,1G_E	NET			
	639-10600	MLB, CTO, NV14XL, 4GMC, 2TBWD, EN10G, X1149	MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XLXA,FB:MC-4GB,STG_2TB_WD,10G_EN	1964, (900HOR) / THE			
	639-10597 639-10599	MLB,CTO,NV14XL,4GMC,512TO,EN1G,X1149 MLB,CTO,NV14XL,4GSA,1TBHY,EN10G,X1149	MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XLXA,FB:MC-4GB,STG_512GB_TO,1G_E MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XLXA,FB:SS-4GB,STG_1TB_HY,10G_EN	Tanal position of you			
	639-10609	MLB, BST, NV14XL, 4GHY, 512HY, EN1G, X1149	MLB_CMNPTS,CPU:BEST,CAP:HP,GPU_XLXA,FB:HY-4GB,STG_512GB_HY,1G_I	1964, (900HOR) / THE			
	639-10593	MLB,BST,NV14XL,4GSA,2TBWD,EN10G,X1149	MLB_CMNPTS,CPU:BEST,CAP:HP,GPU_XLXA,FB:SS-4GB,STG_2TB_WD,10G_E	ENET			
	639-10610 639-10581	MLB, CTO, NV14XL, 4GHY, 1TBTO, EN1G, X1149 MLB, BTR, NV14XL, 4GSA, 512TO, EN1G, X1149	MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XLXA,FB:HY-4GB,STG_1TB_TO,1G_EN MLB_CMNPTS,CPU:BTR,GPU_XLXA,FB:SS-4GB,STG_512GB_TO,1G_ENET	1663,000007/70			
	639-10611	MLB,CTO,NV14XL,4GMC,1TBTO,EN1G,X1149	MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XLXA,FB:MC-4GB,STG_1TB_TO,1G_EN	Time, possibility year			
	639-10590	MLB, BST, NV14XL, 4GSA, 512TO, EN1G, X1149	MLB_CMNPTS,CPU:BEST,CAP:HP,GPU_XLXA,FB:SS-4GB,STG_512GB_TO,1G_I	ENET			
	639-10578 639-10580	MLB, BTR, NV14XL, 4GSA, 256TO, EN1G, X1149	MLB_CMNPTS,CPU:BTR,GPU_XLXA,FB:SS-4GB,STG_256GB_TO,1G_ENET	1964,0000000 / THE			
	639-10579	MLB, BTR, NV14XL, 4GHY, 256HY, EN1G, X1149 MLB, BTR, NV14XL, 4GMC, 256TO, EN1G, X1149	MLB_CMNPTS,CPU:BTR,GPU_XLXA,FB:HY-4GB,STG_256GB_HY,1G_ENET MLB_CMNPTS,CPU:BTR,GPU_XLXA,FB:MC-4GB,STG_256GB_TO,1G_ENET	1964, (900HOR) / THE			
	639-10604	MLB,CTO,NV14XL,4GHY,8TBHY,EN10G,X1149	MLB_CMNPTS,CPU:CTO,CAP:HP,GPU_XLXA,FB:HY-4GB,STG_8TB_HY,10G_EN	THAT, ADDRAGA / THE			
В							B
A							PAGE TITLE A
							BOM CONFIGURATION
							Apple Inc. DRAWING NUMBER 051-04705 D
							NOTICE OF PROPRIETARY PROPERTY: REVISION 1.18.0
							THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSESSOR AGREES TO THE FOLLOWING: PAGE PAGE
							I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT 172 OF 172
		i	<u> </u>		1	 	III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED SHEET 136 OF 136
	8	7	6	5	4	3	2