Skip to content
Permalink
Branch: master
Find file Copy path
Find file Copy path
Fetching contributors…
Cannot retrieve contributors at this time
3128 lines (2625 sloc) 108 KB
// license:BSD-3-Clause
// copyright-holders:Ville Linde
/*
Konami Viper System
Driver by Ville Linde
Software notes (as per Police 911)
-- VL - 01.06.2011
IRQs:
IRQ0: ??? (Task 4)
IRQ1: unused
IRQ2: ??? Possibly UART? Accesses registers at 0xffe00008...f
IRQ3: ??? (Task 5, sound?)
IRQ4: Voodoo3 Currently only for User Interrupt Command, maybe a more extensive handler gets installed later?
I2C: ??? (no task switch) what drives this? network? U13 (ADC838) test fails if I2C doesn't work
DMA0: unused
DMA1: unused
IIVPR3: unused
Memory:
0x000001E0: Current task
0x000001E1: Current FPU task
0x000001E4: Scheduled tasks bitvector (bit 31 = task0, etc.)
0x00000A00...BFF: Task structures
0x00-03: unknown
0x04: unknown
0x05: if non-zero, this task uses FPU
0x06-07: unknown
0x08: unknown mem pointer, task stack pointer?
0x0c: pointer to task PC (also top of stack?)
0x00000310: Global timer 0 IRQ handler
0x00000320: Global timer 1 IRQ handler
0x00000330: Global timer 2 IRQ handler
0x00000340: Global timer 3 IRQ handler
0x00000350: IRQ0 handler
0x00000360: IRQ1 handler
0x00000370: IRQ2 handler
0x00000380: IRQ3 handler
0x00000390: IRQ4 handler
0x000003a0: I2C IRQ handler
0x000003b0: DMA0 IRQ handler
0x000003c0: DMA1 IRQ handler
0x000003d0: Message Unit IRQ handler
0x000004e4: Global timer 0 IRQ handler function ptr
0x000004e8: Global timer 1 IRQ handler function ptr
0x000004ec: Global timer 2 IRQ handler function ptr
0x000004f0: Global timer 3 IRQ handler function ptr
IRQ0: Vector 0x0004e020 Stack 0x000d4fa4
IRQ1: Vector 0x0000a5b8 Stack 0x0001323c (dummy)
IRQ2: Vector 0x000229bc Stack 0x000d4fa4
IRQ3: Vector 0x006a02f4 Stack 0x006afeb0
IRQ4: Vector 0x0068c354 Stack 0x0068cc54
I2C: Vector 0x00023138 Stack 0x000d4fa4
Functions of interest:
0x0000f7b4: SwitchTask()
0x0000c130: ScheduleTask()
0x00009d00: LoadProgram(): R3 = ptr to filename
TODO:
- needs a proper way to dump security dongles, anything but p9112 has placeholder ROM for ds2430.
Game status:
ppp2nd POST: "NO SECURITY ERROR"
boxingm Goes to attract mode when ran with memory card check. Coins up.
code1d,b RTC self check bad
gticlub2,ea Attract mode works. Coins up. Hangs in car selection.
jpark3 POST?: Shows "Now loading..." then black screen (sets global timer 1 on EPIC) - with IRQ3 crashes at first 3d frame
mocapglf Security code error
mocapb,j Crash after self checks
p911 "Distribution error"
p911e,j,uc,kc Hangs at POST, with IRQ3 it crashes at first 3d frame
p9112 RTC self check bad
popn9 Doesn't boot: bad CHD?
sscopex/sogeki Security code error
thrild2,a Attract mode with partial graphics. Coins up. Hangs in car selection screen.
thrild2c Inf loop on blue screen
tsurugi Goes to attract mode when ran with memory card check. Coins up.
tsurugij No NVRAM
wcombat Stuck on network check
xtrial Attract mode. Hangs.
mfightc,c Passes POST. Waits for network connection from main unit? Spams writes to 0xffe08000 (8-bit)
===========================================================================================================================
Konami Viper Hardware Overview (last updated 5th June 2011 10:56pm)
Games on this hardware include:
Konami
Game ID Year Game
-------------------------------------------------------------------------------------------------
GK922 2000 Code One Dispatch
G???? 2001 ParaParaParadise 2nd Mix
GM941 2001 GTI Club 2
G?A00 2001 Police 911 (USA) / Police 24/7 (World) / Keisatsukan Shinjuku 24ji (Japan)
GKA13 2001 Silent Scope EX (USA/World) / Sogeki (Japan)
G?A29 2001 Mocap Boxing
G?A30 2002 Tsurugi
GMA41 2001 Thrill Drive 2
G?A45 2001 Boxing Mania
G*B11 2001 Police 911 2 (USA) / Police 24/7 2 (World) / Keisatsukan Shinjuku 24ji 2 (Japan)
G?B33 2001 Mocap Golf
G?B41 2001 Jurassic Park 3
G?B4x 2002 Xtrial Racing
G?C09 2002 Mahjong Fight Club
G?C22 2002 World Combat (USA/Japan/Korea) / Warzaid (Europe)
PCB Layout
----------
Early revision - GM941-PWB(A)B (CN13/15/16 not populated and using 941A01 BIOS)
Later revision - GM941-PWB(A)C (with 941B01 BIOS)
Copyright 1999 KONAMI
|----------------------------------------------------------|
| LA4705 6379AL |
|-| TD62064 14.31818MHz CN15|
| 3793-A |
| |------| |--------| |
|J |056879| |3DFX |MB81G163222-80
|A | |PQR0RV21 |355-0024| |
|M |------| XC9572XL |-030 |MB81G163222-80
|M |--------| |
|A MB81G163222-80 |
| ADC0838 |------------| MB81G163222-80|
| LM358 |MOTOROLA | |
| XPC8240LZU200E 33.868MHz CN13|
|-| PC16552 | | |
| PQ30RV21 | | CY7C199 |
|-| | | |
| |------------| XCS10XL |
| 48LC2M32B2 48LC2M32B2 |
|2 |
|8 CN17 |
|W XC9536(1) XC9536(2) |-------------| |
|A | DUAL | |
|Y | PCMCIA | |
| M48T58Y.U39 | SLOTS | |
| | | |
| 29F002 | | CN16|
|-| DS2430.U37 | | |
| DIP(4) CN4 CN5 CN7 CN9 | | CN12 |
|----------------------------------|-------------|---------|
Notes:
XPC8240LZU200E - Motorola XPC8240LZU200E MPC8420 PPC603e-based CPU (TBGA352 @ U38). Clock input is 33.868MHz
Chip rated at 200MHz so likely clock is 33.868 x6 = 203.208MHz
3DFX - 3DFX Voodoo III 3500 graphics chip with heatsink (BGA @ U54). Clock input 14.31818MHz
Full markings: 355-0024-030 F26664.10C 0025 20005 TAIWAN 1301
48LC2M32B2 - Micron Technology 48LC2M32B2-6 2M x32-bit (512k x 32 x 4 banks = 64MB) 166MHz Synchronous
DRAM (TSOP86 @ U28 & U45)
MB81G163222-80 - Fujitsu MB81G163222-80 256k x 32-bit x 2 banks Synchronous Graphics DRAM (TQFP100 @ U53, U56, U59 & U60)
CY7C199 - Cypress Semiconductor CY7C199-15VC 32k x8 SRAM (SOJ28 @ U57)
PC16552 - National Semiconductor PC16552D Dual Universal Asynchronous Receiver/Transmitter with FIFO's (PLCC44 @ U7)
XC9536(1) - Xilinx XC9536 In-System Programmable CPLD stamped 'M941A1' (PLCC44 @ U17)
XC9536(2) - Xilinx XC9536 In-System Programmable CPLD stamped 'M941A2' (PLCC44 @ U24)
XC9572XL - Xilinx XC9572XL High Performance CPLD stamped 'M941A3A' (PLCC44 @ U29)
XCS10XL - Xilinx XCS10XL Spartan-XL FPGA (TQFP100 @ U55)
056879 - Konami 056879 custom IC (QFP120 @ U15)
PQ30RV21 - Sharp PQ30RV21 low-power voltage regulator (5 Volt to 3 Volt)
LA4705 - Sanyo LA4705 15W 2-channel power amplifier (SIP18)
LM358 - National Semiconductor LM358 low power dual operational amplifier (SOIC8 @ U14)
6379AL - NEC uPC6379AL 2-channel 16-bit D/A converter (SOIC8 @ U30)
ADC0838 - National Semiconductor ADC0838 Serial I/O 8-Bit A/D Converters with Multiplexer Options (SOIC20 @ U13)
DS2430 - Dallas DS2430 256-bits 1-Wire EEPROM. Has 256 bits x8 EEPROM (32 bytes), 64 bits x8 (8 bytes)
one-time programmable application register and unique factory-lasered and tested 64-bit
registration number (8-bit family code + 48-bit serial number + 8-bit CRC) (TO-92 @ U37)
The OTP application register on the common DS2430 and the Police 911 2 DS2430 are not programmed
(application register reads all 0xFF and the status register reads back 0xFF), so it's probably safe
to assume they're not used on any of them.
It appears the DS2430 is not protected from reading and the unique silicon serial number is
included in the 40 byte dump. This serial number is used as a check to verify the NVRAM and DS2430.
In the Police 911 2 NVRAM dump the serial number of the DS2430 is located at 0x002A and 0x1026
If the serial number in the NVRAM and DS2430 match then they are paired and the game accepts the NVRAM.
If they don't match the game requires an external DS2430 (i.e. dongle) and flags the NVRAM as 'BAD'
The serial number is not present in the CF card (2 different Police 911 2 cards of the same version
were dumped and matched).
When the lasered ROM is read from the DS2430, it comes out from LSB to MSB (family code, LSB of
S/N->MSB of S/N, CRC)
For Police 911 2 that is 0x14 0xB2 0xB7 0x4A 0x00 0x00 0x00 0x83
Family code=0x14
S/N=0x0000004AB7B2
CRC=0x83
In a DS2430 dump, the first 32 bytes is the EEPROM and the lasered ROM is 8 bytes and starts at 0x20h
For Police 911 2 that is....
00000000h CB 9B 56 EC A0 4C 87 53 51 46 28 E7 00 00 00 74
00000010h 30 A9 C7 76 B9 85 A3 43 87 53 50 42 1A E7 FA CF
00000020h 14 B2 B7 4A 00 00 00 83
It may be possible to hand craft a DS2430 for a dongle-protected version of a game simply by using
one of the existing DS2430 dumps and adjusting the serial number found in a dump of the NVRAM to pair them
or adjusting the serial number in the NVRAM to match the serial number found in one of the dumped DS2430s.
This Police 911 2 board was upgraded from Police 911 by plugging in the dongle and changing the CF card.
The NVRAM had previously died and the board was dead. Normally for a Viper game that is fatal. Using
the NVRAM from Police 911 allowed it to boot and then the NVRAM upgraded itself with some additional
data (the original data remained untouched). This means the dongle does more than just protect the game.
Another interesting fact about this upgrade is it has been discovered that the PCB can write to the
external DS2430 in the dongle. This has been proven because the serial number of the DS2430 soldered
on the PCB is present in the EEPROM area of the Police 911 2 DS2430.
Here is a dump of the DS2430 from Police 911. Note the EEPROM area is empty and the serial number (from 0x20 onwards)
is present in the above Police 911 2 DS2430 dump at locations 0x11, 0x10 and 0x0F
00000000h FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
00000010h FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
00000020h 14 A9 30 74 00 00 00 E7
This proves that the EEPROM area in the DS2430 is unused by an unprotected game and in fact the on-board
DS2430 is completely unused by an unprotected game. That is why any unprotected game will work on any
Viper PCB regardless of the on-board DS2430 serial number.
The existing DS2430 'common' dump used in the unprotected games was actually from a (dongle-protected)
Mahjong Fight Club PCB but that PCB was used to test and run all of the unprotected Viper games.
M48T58Y - ST Microelectronics M48T58Y Timekeeper RAM (DIP28 @ U39). When this dies (after 10 year lifespan)
the game will complain with error RTC BAD then reset. The data inside the RTC can not be hand created
(yet) so to revive the PCB the correct RTC data must be re-programmed to a new RTC and replaced
on the PCB.
Regarding the RTC and protection-related checks....
"RTC OK" checks 0x0000->0x0945 (i.e. I can clear the contents after 0x0945 and the game will still
happily boot). The NVRAM contents are split into chunks, each of which are checksummed. It is a 16-bit checksum,
computed by summing two consecutive bytes as a 16-bit integer, where the final sum must add up to 0xFFFF (mod
65536). The last two bytes in the chunk are used to make the value 0xFFFF. There doesn't appear to be a
complete checksum over all the chunks (I can pick and choose chunks from various NVRAMs, as long as each chunk
checksum checks out). The important chunks for booting are the first two.
The first chunk goes from 0x0000-0x000F. This seems to be a game/region identifier, and doesn't like its
contents changed (I didn't try changing every byte, but several of the bytes would throw RTC errors, even with a
fixed checksum). I'd guess that the CF verifies this value, since it's different for every game (i.e. Mocap
Boxing NVRAM would have a correct checksum, but shouldn't pass Police 911 checks).
The second chunk goes from 0x0010-0x0079. This seems to be a board identifier. This has (optionally)
several fields, each of which are 20 bytes long. I'm unsure of the first 6 bytes, the following 6
bytes are the DS2430A S/N, and the last 8 bytes are a game/region/dongle identifier. If running
without a dongle, only the first 20 byte field is present. With a dongle, a second 20 byte field will
be present. Moving this second field into the place of the first field (and fixing the checksum)
doesn't work, and the second field will be ignored if the first field is valid for the game (and in
which case the dongle will be ignored). For example, Police 911 will boot with a valid first field,
with or without the second field, and with or without the dongle plugged in. If you have both fields,
and leave the dongle plugged in, you can switch between Police 911 and Police 911/2 by simply swapping
CF cards.
29F002 - Fujitsu 29F002 256k x8 EEPROM stamped '941B01' (PLCC44 @ U25). Earlier revision stamped '941A01'
CN4/CN5 - RCA-type network connection jacks
CN7 - 80 pin connector (unused in all games?)
CN9 - DIN5 socket for dongle. Dongle is a DIN5 male plug containing a standard DS2430 wired to
DIN pins 2, 3 & 4. Pin 1 NC, Pin 2 GND, Pin 3 DATA, Pin 4 NC, Pin 5 NC. If the dongle is
required and plugged in it overrides the DS2430 on the main board. Without the (on-board)
DS2430 the PCB will complain after the CF check with HARDWARE ERROR. If the DS2430 is not
correct for the game the error given is RTC BAD even if the RTC is correct. Most games don't require
a dongle and accept any DS2430 on the main board.
CN12 - 4 pin connector (possibly stereo audio output?)
CN13 - Power connector for plug-in daughterboard
CN15/CN16 - Multi-pin IDC connectors for plug-in daughterboard (see detail below)
CN17 - Dual PCMCIA slots. Usually only one slot is used containing a PCMCIA to CF adapter. The entire game
software resides on the CF card. Games use 32M, 64M and 128M CF cards. In many cases a different
CF card version of the same game can be swapped and the existing RTC works but sometimes the RTC data
needs to be re-initialised to factory defaults by entering test mode. Sometimes the game will not boot
and gives error RTC BAD meaning the RTC is not compatible with the version or the dongle is required.
See DS2430 above for more info.
28-WAY - Edge connector used for connecting special controls such as guns etc.
DIP(4) - 4-position DIP switch. Switch 1 skips the CF check for a faster boot-up. The others appear unused?
The PCB pinout is JAMMA but the analog controls (pots for driving games mostly) connect to pins on the JAMMA connector.
The 2 outer pins of each pot connect to +5V and GND. If the direction of control is opposite to what is expected simply
reverse the wires.
The centre pin of each pot joins to the following pins on the JAMMA connector.....
Pin 25 Parts side - GAS POT
Pin 25 Solder side - STEERING POT
Pin 26 Parts side - HANDBRAKE POT (if used, for example Xtrail Racing)
Pin 26 Solder side - BRAKE POT
For the gun games (Jurassic Park III and Warzaid) the gun connects to the 28 way connector like this......
Pin 1 Parts side - Gun optical input
Pin 2 Parts side - Ground
Pin 3 Parts side - +5V
Jamma pin 22 parts side - Gun trigger
Player 2 gun connects to the same pin numbers on the solder side.
Jurassic Park III also uses 2 additional buttons for escaping left and right. These are wired to buttons on the Jamma
connector.
Measurements
------------
X1 - 33.86803MHz
X2 - 14.31700MHz
HSync - 24.48700kHz
VSync - 58.05630Hz
Additional PCBs
---------------
GQA13-PWB(D)
Copyright 2000 KONAMI
|--------------------|
| MB81G163222-80 |
| 40MHz|
| CN4|
| IP90C63A |
|----| CN2|
| |
| |
| |
| CN3|
| |
|--------------| |
| |-|
| IP90C63A |
| |-|
| MB81G163222-80 |
|----------| XC9536XL CN1 |
|----------------| |
| |
| |
| *|
| |
| |
| |
| |
| |
| |
| |
|CN5
|--|
Notes:
This PCB is used with Mocap Golf only and drives the 2 external monitors.
An almost identical PCB is used with Silent Scope EX but the sticker says '15KHz x2' and the
CPLD is likely different. This most likely drives the small monitor inside the gun sight.
XC9536XL - Xilinx XC9536 In-System Programmable CPLD stamped 'QB33A1' (PLCC44)
* - sticker '24KHz x2'
MB81G163222-80 - Fujitsu MB81G163222-80 256k x 32-bit x 2 banks Synchronous Graphics DRAM (TQFP100)
IP90C63A - i-Chips IP90C63A Video Controller chip (QFP144)
CN1 - Power connector, plugs into CN13 on main board
CN2/CN3 - Video output connector to external monitors
CN4/CN5 - Multi-pin IDC connectors joining to main board CN15/CN16
An additional control PCB is used for Mocap Golf for the golf club sensor. It contains a ROMless MCU, an EPROM and
some other components. It will be documented at a later date.
*/
#include "emu.h"
#include "cpu/powerpc/ppc.h"
#include "machine/ataintf.h"
#include "machine/idehd.h"
#include "machine/lpci.h"
#include "machine/timekpr.h"
#include "machine/timer.h"
#include "video/voodoo.h"
#include "emupal.h"
#include "screen.h"
#include "speaker.h"
#define VIPER_DEBUG_LOG
#define VIPER_DEBUG_EPIC_INTS 0
#define VIPER_DEBUG_EPIC_TIMERS 0
#define VIPER_DEBUG_EPIC_REGS 0
#define VIPER_DEBUG_EPIC_I2C 0
#define SDRAM_CLOCK 166666666 // Main SDRAMs run at 166MHz
class viper_state : public driver_device
{
public:
viper_state(const machine_config &mconfig, device_type type, const char *tag)
: driver_device(mconfig, type, tag),
m_maincpu(*this, "maincpu"),
m_ata(*this, "ata"),
m_voodoo(*this, "voodoo"),
m_lpci(*this, "pcibus"),
m_ds2430_bit_timer(*this, "ds2430_timer2"),
m_workram(*this, "workram"),
m_ds2430_rom(*this, "ds2430"),
m_io_ports(*this, "IN%u", 0U)
{
}
void viper(machine_config &config);
void init_viper();
void init_vipercf();
void init_viperhd();
DECLARE_READ_LINE_MEMBER(ds2430_unk_r);
private:
DECLARE_READ32_MEMBER(epic_r);
DECLARE_WRITE32_MEMBER(epic_w);
DECLARE_WRITE64_MEMBER(unk2_w);
DECLARE_READ64_MEMBER(voodoo3_io_r);
DECLARE_WRITE64_MEMBER(voodoo3_io_w);
DECLARE_READ64_MEMBER(voodoo3_r);
DECLARE_WRITE64_MEMBER(voodoo3_w);
DECLARE_READ64_MEMBER(voodoo3_lfb_r);
DECLARE_WRITE64_MEMBER(voodoo3_lfb_w);
DECLARE_READ8_MEMBER(input_r);
DECLARE_READ64_MEMBER(e70000_r);
DECLARE_WRITE64_MEMBER(e70000_w);
DECLARE_WRITE64_MEMBER(unk1a_w);
DECLARE_WRITE64_MEMBER(unk1b_w);
DECLARE_READ64_MEMBER(e00008_r);
DECLARE_WRITE64_MEMBER(e00008_w);
DECLARE_READ64_MEMBER(e00000_r);
DECLARE_READ64_MEMBER(pci_config_addr_r);
DECLARE_WRITE64_MEMBER(pci_config_addr_w);
DECLARE_READ64_MEMBER(pci_config_data_r);
DECLARE_WRITE64_MEMBER(pci_config_data_w);
DECLARE_READ64_MEMBER(cf_card_data_r);
DECLARE_WRITE64_MEMBER(cf_card_data_w);
DECLARE_READ64_MEMBER(cf_card_r);
DECLARE_WRITE64_MEMBER(cf_card_w);
DECLARE_READ64_MEMBER(ata_r);
DECLARE_WRITE64_MEMBER(ata_w);
DECLARE_READ64_MEMBER(unk_serial_r);
DECLARE_WRITE64_MEMBER(unk_serial_w);
DECLARE_WRITE_LINE_MEMBER(voodoo_vblank);
uint32_t screen_update_viper(screen_device &screen, bitmap_rgb32 &bitmap, const rectangle &cliprect);
INTERRUPT_GEN_MEMBER(viper_vblank);
WRITE_LINE_MEMBER(voodoo_pciint);
//the following two arrays need to stay public til the legacy PCI bus is removed
uint32_t m_voodoo3_pci_reg[0x100];
uint32_t m_mpc8240_regs[256/4];
void viper_map(address_map &map);
virtual void machine_start() override;
virtual void machine_reset() override;
TIMER_CALLBACK_MEMBER(epic_global_timer_callback);
TIMER_CALLBACK_MEMBER(ds2430_timer_callback);
int m_cf_card_ide;
int m_unk_serial_bit_w;
uint16_t m_unk_serial_cmd;
uint16_t m_unk_serial_data;
uint16_t m_unk_serial_data_r;
uint8_t m_unk_serial_regs[0x80];
uint64_t m_e00008_data;
// MPC8240 EPIC, to be device-ified
enum
{
MPC8240_IRQ0 = 0,
MPC8240_IRQ1,
MPC8240_IRQ2,
MPC8240_IRQ3,
MPC8240_IRQ4,
MPC8240_IRQ5,
MPC8240_IRQ6,
MPC8240_IRQ7,
MPC8240_IRQ8,
MPC8240_IRQ9 ,
MPC8240_IRQ10,
MPC8240_IRQ11,
MPC8240_IRQ12,
MPC8240_IRQ13,
MPC8240_IRQ14,
MPC8240_IRQ15,
MPC8240_I2C_IRQ,
MPC8240_DMA0_IRQ,
MPC8240_DMA1_IRQ,
MPC8240_MSG_IRQ,
MPC8240_GTIMER0_IRQ,
MPC8240_GTIMER1_IRQ,
MPC8240_GTIMER2_IRQ,
MPC8240_GTIMER3_IRQ,
MPC8240_NUM_INTERRUPTS
};
enum
{
I2C_STATE_ADDRESS_CYCLE = 1,
I2C_STATE_DATA_TRANSFER
};
struct MPC8240_IRQ
{
uint32_t vector;
int priority;
int destination;
int active;
int pending;
int mask;
};
struct MPC8240_GLOBAL_TIMER
{
uint32_t base_count;
int enable;
emu_timer *timer;
};
struct MPC8240_EPIC
{
uint32_t iack;
uint32_t eicr;
uint32_t svr;
int active_irq;
MPC8240_IRQ irq[MPC8240_NUM_INTERRUPTS];
uint8_t i2c_adr;
int i2c_freq_div, i2c_freq_sample_rate;
uint8_t i2c_cr;
uint8_t i2c_sr;
int i2c_state;
MPC8240_GLOBAL_TIMER global_timer[4];
};
MPC8240_EPIC m_epic;
#if VIPER_DEBUG_EPIC_REGS
const char* epic_get_register_name(uint32_t reg);
#endif
void epic_update_interrupts();
void mpc8240_interrupt(int irq);
void mpc8240_epic_init();
void mpc8240_epic_reset(void);
// DS2430, to be device-ified, used at least by pyson.cpp, too
enum
{
DS2430_STATE_ROM_COMMAND = 1,
DS2430_STATE_MEM_COMMAND,
DS2430_STATE_READ_ROM,
DS2430_STATE_MEM_FUNCTION,
DS2430_STATE_READ_MEM,
DS2430_STATE_READ_MEM_ADDRESS
};
uint8_t m_ds2430_data;
int m_ds2430_data_count;
int m_ds2430_reset;
int m_ds2430_state;
uint8_t m_ds2430_cmd;
uint8_t m_ds2430_addr;
uint8_t m_ds2430_unk_status;
emu_timer *m_ds2430_timer;
int ds2430_insert_cmd_bit(int bit);
void DS2430_w(int bit);
required_device<ppc_device> m_maincpu;
required_device<ata_interface_device> m_ata;
required_device<voodoo_3_device> m_voodoo;
required_device<pci_bus_legacy_device> m_lpci;
required_device<timer_device> m_ds2430_bit_timer;
required_shared_ptr<uint64_t> m_workram;
required_region_ptr<uint8_t> m_ds2430_rom;
required_ioport_array<8> m_io_ports;
uint32_t mpc8240_pci_r(int function, int reg, uint32_t mem_mask);
void mpc8240_pci_w(int function, int reg, uint32_t data, uint32_t mem_mask);
uint32_t voodoo3_pci_r(int function, int reg, uint32_t mem_mask);
void voodoo3_pci_w(int function, int reg, uint32_t data, uint32_t mem_mask);
};
uint32_t viper_state::screen_update_viper(screen_device &screen, bitmap_rgb32 &bitmap, const rectangle &cliprect)
{
return m_voodoo->voodoo_update(bitmap, cliprect) ? 0 : UPDATE_HAS_NOT_CHANGED;
}
#ifdef UNUSED_FUNCTION
static inline uint64_t read64le_with_32smle_device_handler(read32sm_delegate handler, offs_t offset, uint64_t mem_mask)
{
uint64_t result = 0;
if (ACCESSING_BITS_0_31)
result |= (uint64_t)(handler)(offset * 2 + 0) << 0;
if (ACCESSING_BITS_32_63)
result |= (uint64_t)(handler)(offset * 2 + 1) << 32;
return result;
}
static inline uint64_t read64le_with_32sle_device_handler(read32s_delegate handler, offs_t offset, uint64_t mem_mask)
{
uint64_t result = 0;
if (ACCESSING_BITS_0_31)
result |= (uint64_t)(handler)(offset * 2 + 0, mem_mask >> 0) << 0;
if (ACCESSING_BITS_32_63)
result |= (uint64_t)(handler)(offset * 2 + 1, mem_mask >> 32) << 32;
return result;
}
static inline void write64le_with_32sle_device_handler(write32s_delegate handler, offs_t offset, uint64_t data, uint64_t mem_mask)
{
if (ACCESSING_BITS_0_31)
handler(offset * 2 + 0, data >> 0, mem_mask >> 0);
if (ACCESSING_BITS_32_63)
handler(offset * 2 + 1, data >> 32, mem_mask >> 32);
}
#endif
static inline uint64_t read64be_with_32smle_device_handler(read32sm_delegate handler, offs_t offset, uint64_t mem_mask)
{
mem_mask = swapendian_int64(mem_mask);
uint64_t result = 0;
if (ACCESSING_BITS_0_31)
result = (uint64_t)(handler)(offset * 2);
if (ACCESSING_BITS_32_63)
result |= (uint64_t)(handler)(offset * 2 + 1) << 32;
return swapendian_int64(result);
}
static inline uint64_t read64be_with_32sle_device_handler(read32s_delegate handler, offs_t offset, uint64_t mem_mask)
{
mem_mask = swapendian_int64(mem_mask);
uint64_t result = 0;
if (ACCESSING_BITS_0_31)
result = (uint64_t)(handler)(offset * 2, mem_mask & 0xffffffff);
if (ACCESSING_BITS_32_63)
result |= (uint64_t)(handler)(offset * 2 + 1, mem_mask >> 32) << 32;
return swapendian_int64(result);
}
static inline void write64be_with_32sle_device_handler(write32s_delegate handler, offs_t offset, uint64_t data, uint64_t mem_mask)
{
data = swapendian_int64(data);
mem_mask = swapendian_int64(mem_mask);
if (ACCESSING_BITS_0_31)
handler(offset * 2, data & 0xffffffff, mem_mask & 0xffffffff);
if (ACCESSING_BITS_32_63)
handler(offset * 2 + 1, data >> 32, mem_mask >> 32);
}
/*****************************************************************************/
uint32_t viper_state::mpc8240_pci_r(int function, int reg, uint32_t mem_mask)
{
#ifdef VIPER_DEBUG_LOG
// printf("MPC8240: PCI read %d, %02X, %08X\n", function, reg, mem_mask);
#endif
switch (reg)
{
}
return m_mpc8240_regs[reg/4];
}
void viper_state::mpc8240_pci_w(int function, int reg, uint32_t data, uint32_t mem_mask)
{
#ifdef VIPER_DEBUG_LOG
// printf("MPC8240: PCI write %d, %02X, %08X, %08X\n", function, reg, data, mem_mask);
#endif
COMBINE_DATA(&m_mpc8240_regs[reg/4]);
}
READ64_MEMBER(viper_state::pci_config_addr_r)
{
return m_lpci->read_64be(space, 0, 0xffffffff00000000U);
}
WRITE64_MEMBER(viper_state::pci_config_addr_w)
{
m_lpci->write_64be(space, 0, data, 0xffffffff00000000U);
}
READ64_MEMBER(viper_state::pci_config_data_r)
{
return m_lpci->read_64be(space, 1, 0x00000000ffffffffU) << 32;
}
WRITE64_MEMBER(viper_state::pci_config_data_w)
{
m_lpci->write_64be(space, 1, data >> 32, 0x00000000ffffffffU);
}
/*****************************************************************************/
// MPC8240 Embedded Programmable Interrupt Controller (EPIC)
#if VIPER_DEBUG_EPIC_REGS
const char* viper_state::epic_get_register_name(uint32_t reg)
{
switch (reg >> 16)
{
// 0x00000 - 0x0ffff
case 0x0:
{
switch (reg & 0xffff)
{
case 0x3000: return "I2CADR";
case 0x3004: return "I2CFDR";
case 0x3008: return "I2CCR";
case 0x300c: return "I2CSR";
case 0x3010: return "I2CDR";
}
}
// 0x40000 - 0x4ffff
case 0x4:
{
switch (reg & 0xffff)
{
case 0x1000: return "FRR";
case 0x1020: return "GCR";
case 0x1030: return "EICR";
case 0x1080: return "EVI";
case 0x1090: return "PI";
case 0x10e0: return "SVR";
case 0x10f0: return "TFRR";
case 0x1100: return "GTCCR0";
case 0x1110: return "GTBCR0";
case 0x1120: return "GTVPR0";
case 0x1130: return "GTDR0";
case 0x1140: return "GTCCR1";
case 0x1150: return "GTBCR1";
case 0x1160: return "GTVPR1";
case 0x1170: return "GTDR1";
case 0x1180: return "GTCCR2";
case 0x1190: return "GTBCR2";
case 0x11a0: return "GTVPR2";
case 0x11b0: return "GTDR2";
case 0x11c0: return "GTCCR3";
case 0x11d0: return "GTBCR3";
case 0x11e0: return "GTVPR3";
case 0x11f0: return "GTDR3";
}
break;
}
// 0x50000 - 0x5ffff
case 0x5:
{
switch (reg & 0xffff)
{
case 0x0200: return "IVPR0";
case 0x0210: return "IDR0";
case 0x0220: return "IVPR1";
case 0x0230: return "IDR1";
case 0x0240: return "IVPR2";
case 0x0250: return "IDR2";
case 0x0260: return "IVPR3";
case 0x0270: return "IDR3";
case 0x0280: return "IVPR4";
case 0x0290: return "IDR4";
case 0x02a0: return "SVPR5";
case 0x02b0: return "SDR5";
case 0x02c0: return "SVPR6";
case 0x02d0: return "SDR6";
case 0x02e0: return "SVPR7";
case 0x02f0: return "SDR7";
case 0x0300: return "SVPR8";
case 0x0310: return "SDR8";
case 0x0320: return "SVPR9";
case 0x0330: return "SDR9";
case 0x0340: return "SVPR10";
case 0x0350: return "SDR10";
case 0x0360: return "SVPR11";
case 0x0370: return "SDR11";
case 0x0380: return "SVPR12";
case 0x0390: return "SDR12";
case 0x03a0: return "SVPR13";
case 0x03b0: return "SDR13";
case 0x03c0: return "SVPR14";
case 0x03d0: return "SDR14";
case 0x03e0: return "SVPR15";
case 0x03f0: return "SDR15";
case 0x1020: return "IIVPR0";
case 0x1030: return "IIDR0";
case 0x1040: return "IIVPR1";
case 0x1050: return "IIDR1";
case 0x1060: return "IIVPR2";
case 0x1070: return "IIDR2";
case 0x10c0: return "IIVPR3";
case 0x10d0: return "IIDR3";
}
break;
}
// 0x60000 - 0x6FFFF
case 0x6:
{
switch (reg & 0xffff)
{
case 0x0080: return "PCTPR";
case 0x00a0: return "IACK";
case 0x00b0: return "EOI";
}
break;
}
}
return nullptr;
}
#endif
TIMER_CALLBACK_MEMBER(viper_state::epic_global_timer_callback)
{
int timer_num = param;
if (m_epic.global_timer[timer_num].enable && m_epic.global_timer[timer_num].base_count > 0)
{
attotime timer_duration = attotime::from_hz((SDRAM_CLOCK / 8) / m_epic.global_timer[timer_num].base_count);
m_epic.global_timer[timer_num].timer->adjust(timer_duration, timer_num);
#if VIPER_DEBUG_EPIC_TIMERS
printf("EPIC GTIMER%d: next in %s\n", timer_num, attotime_string(timer_duration, 8));
#endif
}
else
{
m_epic.global_timer[timer_num].timer->reset();
}
mpc8240_interrupt(MPC8240_GTIMER0_IRQ + timer_num);
}
void viper_state::epic_update_interrupts()
{
int i;
int irq = -1;
int priority = -1;
// find the highest priority pending interrupt
for (i=MPC8240_NUM_INTERRUPTS-1; i >= 0; i--)
{
if (m_epic.irq[i].pending)
{
// pending interrupt can only be serviced if its mask is enabled and priority is non-zero
if (m_epic.irq[i].mask == 0 && m_epic.irq[i].priority > 0)
{
if (m_epic.irq[i].priority > priority)
{
irq = i;
priority = m_epic.irq[i].priority;
}
}
}
}
if (irq >= 0 && m_epic.active_irq == -1)
{
#if VIPER_DEBUG_EPIC_INTS
if (irq > 4 && irq < 20)
printf("EPIC IRQ%d taken\n", irq);
#endif
m_epic.active_irq = irq;
m_epic.irq[m_epic.active_irq].pending = 0;
m_epic.irq[m_epic.active_irq].active = 1;
m_epic.iack = m_epic.irq[m_epic.active_irq].vector;
#if VIPER_DEBUG_EPIC_INTS
if (irq > 4 && irq < 20)
printf("vector = %02X\n", m_epic.iack);
#endif
m_maincpu->set_input_line(INPUT_LINE_IRQ0, ASSERT_LINE);
}
else
{
m_maincpu->set_input_line(INPUT_LINE_IRQ0, CLEAR_LINE);
}
}
READ32_MEMBER(viper_state::epic_r)
{
int reg;
reg = offset * 4;
#if VIPER_DEBUG_EPIC_REGS
if (reg != 0x600a0) // IACK is spammy
{
const char *regname = epic_get_register_name(reg);
if (regname)
{
printf("EPIC: read %08X (%s) at %08X\n", reg, regname, m_maincpu->pc());
}
else
{
printf("EPIC: read %08X at %08X\n", reg, m_maincpu->pc());
}
}
#endif
uint32_t ret = 0;
switch (reg >> 16)
{
// 0x00000 - 0x0ffff
case 0x0:
{
switch (reg & 0xffff)
{
case 0x3000: // Offset 0x3000 - I2CADR
{
ret = m_epic.i2c_adr;
break;
}
case 0x3004: // Offset 0x3004 - I2CFDR
{
ret = m_epic.i2c_freq_div | (m_epic.i2c_freq_sample_rate << 8);
break;
}
case 0x3008: // Offset 0x3008 - I2CCR
{
ret = m_epic.i2c_cr;
break;
}
case 0x300c: // Offset 0x300c - I2CSR
{
ret = m_epic.i2c_sr;
break;
}
case 0x3010: // Offset 0x3010 - I2CDR
{
if (m_epic.i2c_cr & 0x80) // only do anything if the I2C module is enabled
{
if (m_epic.i2c_state == I2C_STATE_ADDRESS_CYCLE)
{
#if VIPER_DEBUG_EPIC_I2C
printf("I2C address cycle read\n");
#endif
m_epic.i2c_state = I2C_STATE_DATA_TRANSFER;
// set transfer complete in status register
m_epic.i2c_sr |= 0x80;
// generate interrupt if interrupt are enabled
if (m_epic.i2c_cr & 0x40)
{
#if VIPER_DEBUG_EPIC_I2C
printf("I2C interrupt\n");
#endif
mpc8240_interrupt(MPC8240_I2C_IRQ);
// set interrupt flag in status register
m_epic.i2c_sr |= 0x2;
}
}
else if (m_epic.i2c_state == I2C_STATE_DATA_TRANSFER)
{
#if VIPER_DEBUG_EPIC_I2C
printf("I2C data read\n");
#endif
m_epic.i2c_state = I2C_STATE_ADDRESS_CYCLE;
// set transfer complete in status register
m_epic.i2c_sr |= 0x80;
// generate interrupt if interrupt are enabled
/*if (m_epic.i2c_cr & 0x40)
{
printf("I2C interrupt\n");
mpc8240_interrupt(MPC8240_I2C_IRQ);
// set interrupt flag in status register
m_epic.i2c_sr |= 0x2;
}*/
}
}
break;
}
}
break;
}
// 0x40000 - 0x4ffff
case 0x4:
{
switch (reg & 0xffff)
{
case 0x1120: // Offset 0x41120 - Global Timer 0 vector/priority register
case 0x1160: // Offset 0x41160 - Global Timer 1 vector/priority register
case 0x11a0: // Offset 0x411a0 - Global Timer 2 vector/priority register
case 0x11e0: // Offset 0x411e0 - Global Timer 3 vector/priority register
{
int timer_num = ((reg & 0xffff) - 0x1120) >> 6;
ret |= m_epic.irq[MPC8240_GTIMER0_IRQ + timer_num].mask ? 0x80000000 : 0;
ret |= m_epic.irq[MPC8240_GTIMER0_IRQ + timer_num].priority << 16;
ret |= m_epic.irq[MPC8240_GTIMER0_IRQ + timer_num].vector;
ret |= m_epic.irq[MPC8240_GTIMER0_IRQ + timer_num].active ? 0x40000000 : 0;
break;
}
}
break;
}
// 0x50000 - 0x5FFFF
case 0x5:
{
switch (reg & 0xffff)
{
case 0x0200: // Offset 0x50200 - IRQ0 vector/priority register
case 0x0220: // Offset 0x50220 - IRQ1 vector/priority register
case 0x0240: // Offset 0x50240 - IRQ2 vector/priority register
case 0x0260: // Offset 0x50260 - IRQ3 vector/priority register
case 0x0280: // Offset 0x50280 - IRQ4 vector/priority register
case 0x02a0: // Offset 0x502a0 - IRQ5 vector/priority register
case 0x02c0: // Offset 0x502c0 - IRQ6 vector/priority register
case 0x02e0: // Offset 0x502e0 - IRQ7 vector/priority register
case 0x0300: // Offset 0x50300 - IRQ8 vector/priority register
case 0x0320: // Offset 0x50320 - IRQ9 vector/priority register
case 0x0340: // Offset 0x50340 - IRQ10 vector/priority register
case 0x0360: // Offset 0x50360 - IRQ11 vector/priority register
case 0x0380: // Offset 0x50380 - IRQ12 vector/priority register
case 0x03a0: // Offset 0x503a0 - IRQ13 vector/priority register
case 0x03c0: // Offset 0x503c0 - IRQ14 vector/priority register
case 0x03e0: // Offset 0x503e0 - IRQ15 vector/priority register
{
int irq = ((reg & 0xffff) - 0x200) >> 5;
ret |= m_epic.irq[MPC8240_IRQ0 + irq].mask ? 0x80000000 : 0;
ret |= m_epic.irq[MPC8240_IRQ0 + irq].priority << 16;
ret |= m_epic.irq[MPC8240_IRQ0 + irq].vector;
ret |= m_epic.irq[MPC8240_IRQ0 + irq].active ? 0x40000000 : 0;
break;
}
case 0x1020: // Offset 0x51020 - I2C IRQ vector/priority register
{
ret |= m_epic.irq[MPC8240_I2C_IRQ].mask ? 0x80000000 : 0;
ret |= m_epic.irq[MPC8240_I2C_IRQ].priority << 16;
ret |= m_epic.irq[MPC8240_I2C_IRQ].vector;
ret |= m_epic.irq[MPC8240_I2C_IRQ].active ? 0x40000000 : 0;
break;
}
}
break;
}
// 0x60000 - 0x6FFFF
case 0x6:
{
switch (reg & 0xffff)
{
case 0x00a0: // Offset 0x600A0 - IACK
{
epic_update_interrupts();
if (m_epic.active_irq >= 0)
{
ret = m_epic.iack;
}
else
{
// spurious vector register is returned if no pending interrupts
ret = m_epic.svr;
}
break;
}
}
break;
}
}
return swapendian_int32(ret);
}
WRITE32_MEMBER(viper_state::epic_w)
{
int reg;
reg = offset * 4;
data = swapendian_int32(data);
#if VIPER_DEBUG_EPIC_REGS
if (reg != 0x600b0) // interrupt clearing is spammy
{
const char *regname = epic_get_register_name(reg);
if (regname)
{
printf("EPIC: write %08X, %08X (%s) at %08X\n", data, reg, regname, m_maincpu->pc());
}
else
{
printf("EPIC: write %08X, %08X at %08X\n", data, reg, m_maincpu->pc());
}
}
#endif
switch (reg >> 16)
{
case 0:
{
switch (reg & 0xffff)
{
case 0x3000: // Offset 0x3000 - I2CADR
{
m_epic.i2c_adr = data;
break;
}
case 0x3004: // Offset 0x3004 - I2CFDR
{
m_epic.i2c_freq_div = data & 0x3f;
m_epic.i2c_freq_sample_rate = (data >> 8) & 0x3f;
break;
}
case 0x3008: // Offset 0x3008 - I2CCR
{
if ((m_epic.i2c_cr & 0x80) == 0 && (data & 0x80) != 0)
{
m_epic.i2c_state = I2C_STATE_ADDRESS_CYCLE;
}
if ((m_epic.i2c_cr & 0x10) != (data & 0x10))
{
m_epic.i2c_state = I2C_STATE_ADDRESS_CYCLE;
}
m_epic.i2c_cr = data;
break;
}
case 0x300c: // Offset 0x300c - I2CSR
{
m_epic.i2c_sr = data;
break;
}
case 0x3010: // Offset 0x3010 - I2CDR
{
if (m_epic.i2c_cr & 0x80) // only do anything if the I2C module is enabled
{
if (m_epic.i2c_state == I2C_STATE_ADDRESS_CYCLE) // waiting for address cycle
{
//int rw = data & 1;
#if VIPER_DEBUG_EPIC_I2C
int addr = (data >> 1) & 0x7f;
printf("I2C address cycle, addr = %02X\n", addr);
#endif
m_epic.i2c_state = I2C_STATE_DATA_TRANSFER;
// set transfer complete in status register
m_epic.i2c_sr |= 0x80;
// generate interrupt if interrupt are enabled
if (m_epic.i2c_cr & 0x40)
{
#if VIPER_DEBUG_EPIC_I2C
printf("I2C interrupt\n");
#endif
mpc8240_interrupt(MPC8240_I2C_IRQ);
// set interrupt flag in status register
m_epic.i2c_sr |= 0x2;
}
}
else if (m_epic.i2c_state == I2C_STATE_DATA_TRANSFER) // waiting for data transfer
{
#if VIPER_DEBUG_EPIC_I2C
printf("I2C data transfer, data = %02X\n", data);
#endif
m_epic.i2c_state = I2C_STATE_ADDRESS_CYCLE;
// set transfer complete in status register
m_epic.i2c_sr |= 0x80;
// generate interrupt if interrupts are enabled
if (m_epic.i2c_cr & 0x40)
{
#if VIPER_DEBUG_EPIC_I2C
printf("I2C interrupt\n");
#endif
mpc8240_interrupt(MPC8240_I2C_IRQ);
// set interrupt flag in status register
m_epic.i2c_sr |= 0x2;
}
}
}
break;
}
}
break;
}
// 0x40000 - 0x4FFFF
case 4:
{
switch (reg & 0xffff)
{
case 0x1030: // Offset 0x41030 - EICR
{
m_epic.eicr = data;
if (data & 0x08000000)
fatalerror("EPIC: serial interrupts mode not implemented\n");
break;
}
case 0x10e0: // Offset 0x410E0 - Spurious Vector Register
{
m_epic.svr = data;
break;
}
case 0x1120: // Offset 0x41120 - Global timer 0 vector/priority register
case 0x1160: // Offset 0x41160 - Global timer 1 vector/priority register
case 0x11a0: // Offset 0x411A0 - Global timer 2 vector/priority register
case 0x11e0: // Offset 0x411E0 - Global timer 3 vector/priority register
{
int timer_num = ((reg & 0xffff) - 0x1120) >> 6;
m_epic.irq[MPC8240_GTIMER0_IRQ + timer_num].mask = (data & 0x80000000) ? 1 : 0;
m_epic.irq[MPC8240_GTIMER0_IRQ + timer_num].priority = (data >> 16) & 0xf;
m_epic.irq[MPC8240_GTIMER0_IRQ + timer_num].vector = data & 0xff;
epic_update_interrupts();
break;
}
case 0x1130: // Offset 0x41130 - Global timer 0 destination register
case 0x1170: // Offset 0x41170 - Global timer 1 destination register
case 0x11b0: // Offset 0x411B0 - Global timer 2 destination register
case 0x11f0: // Offset 0x411F0 - Global timer 3 destination register
{
int timer_num = ((reg & 0xffff) - 0x1130) >> 6;
m_epic.irq[MPC8240_GTIMER0_IRQ + timer_num].destination = data & 0x1;
epic_update_interrupts();
break;
}
case 0x1110: // Offset 0x41110 - Global timer 0 base count register
case 0x1150: // Offset 0x41150 - Global timer 1 base count register
case 0x1190: // Offset 0x41190 - Global timer 2 base count register
case 0x11d0: // Offset 0x411d0 - Global timer 3 base count register
{
int timer_num = ((reg & 0xffff) - 0x1110) >> 6;
m_epic.global_timer[timer_num].enable = (data & 0x80000000) ? 0 : 1;
m_epic.global_timer[timer_num].base_count = data & 0x7fffffff;
if (m_epic.global_timer[timer_num].enable && m_epic.global_timer[timer_num].base_count > 0)
{
attotime timer_duration = attotime::from_hz((SDRAM_CLOCK / 8) / m_epic.global_timer[timer_num].base_count);
m_epic.global_timer[timer_num].timer->adjust(timer_duration, timer_num);
#if VIPER_DEBUG_EPIC_TIMERS
printf("EPIC GTIMER%d: next in %s\n", timer_num, attotime_string(timer_duration, 8));
#endif
}
else
{
m_epic.global_timer[timer_num].timer->reset();
}
break;
}
}
break;
}
// 0x50000 - 0x5FFFF
case 0x5:
{
switch (reg & 0xffff)
{
case 0x0200: // Offset 0x50200 - IRQ0 vector/priority register
case 0x0220: // Offset 0x50220 - IRQ1 vector/priority register
case 0x0240: // Offset 0x50240 - IRQ2 vector/priority register
case 0x0260: // Offset 0x50260 - IRQ3 vector/priority register
case 0x0280: // Offset 0x50280 - IRQ4 vector/priority register
case 0x02a0: // Offset 0x502a0 - IRQ5 vector/priority register
case 0x02c0: // Offset 0x502c0 - IRQ6 vector/priority register
case 0x02e0: // Offset 0x502e0 - IRQ7 vector/priority register
case 0x0300: // Offset 0x50300 - IRQ8 vector/priority register
case 0x0320: // Offset 0x50320 - IRQ9 vector/priority register
case 0x0340: // Offset 0x50340 - IRQ10 vector/priority register
case 0x0360: // Offset 0x50360 - IRQ11 vector/priority register
case 0x0380: // Offset 0x50380 - IRQ12 vector/priority register
case 0x03a0: // Offset 0x503a0 - IRQ13 vector/priority register
case 0x03c0: // Offset 0x503c0 - IRQ14 vector/priority register
case 0x03e0: // Offset 0x503e0 - IRQ15 vector/priority register
{
int irq = ((reg & 0xffff) - 0x200) >> 5;
m_epic.irq[MPC8240_IRQ0 + irq].mask = (data & 0x80000000) ? 1 : 0;
m_epic.irq[MPC8240_IRQ0 + irq].priority = (data >> 16) & 0xf;
m_epic.irq[MPC8240_IRQ0 + irq].vector = data & 0xff;
epic_update_interrupts();
break;
}
case 0x1020: // Offset 0x51020 - I2C IRQ vector/priority register
{
m_epic.irq[MPC8240_I2C_IRQ].mask = (data & 0x80000000) ? 1 : 0;
m_epic.irq[MPC8240_I2C_IRQ].priority = (data >> 16) & 0xf;
m_epic.irq[MPC8240_I2C_IRQ].vector = data & 0xff;
epic_update_interrupts();
break;
}
case 0x0210: // Offset 0x50210 - IRQ0 destination register
case 0x0230: // Offset 0x50230 - IRQ1 destination register
case 0x0250: // Offset 0x50250 - IRQ2 destination register
case 0x0270: // Offset 0x50270 - IRQ3 destination register
case 0x0290: // Offset 0x50290 - IRQ4 destination register
case 0x02b0: // Offset 0x502b0 - IRQ5 destination register
case 0x02d0: // Offset 0x502d0 - IRQ6 destination register
case 0x02f0: // Offset 0x502f0 - IRQ7 destination register
case 0x0310: // Offset 0x50310 - IRQ8 destination register
case 0x0330: // Offset 0x50330 - IRQ9 destination register
case 0x0350: // Offset 0x50350 - IRQ10 destination register
case 0x0370: // Offset 0x50370 - IRQ11 destination register
case 0x0390: // Offset 0x50390 - IRQ12 destination register
case 0x03b0: // Offset 0x503b0 - IRQ13 destination register
case 0x03d0: // Offset 0x503d0 - IRQ14 destination register
case 0x03f0: // Offset 0x503f0 - IRQ15 destination register
{
int irq = ((reg & 0xffff) - 0x210) >> 5;
m_epic.irq[MPC8240_IRQ0 + irq].destination = data & 0x1;
epic_update_interrupts();
break;
}
case 0x1030: // Offset 0x51030 - I2C IRQ destination register
{
m_epic.irq[MPC8240_I2C_IRQ].destination = data & 0x1;
epic_update_interrupts();
break;
}
}
break;
}
// 0x60000 - 0x6FFFF
case 0x6:
{
switch (reg & 0xffff)
{
case 0x00b0: // Offset 0x600B0 - EOI
#if VIPER_DEBUG_EPIC_INTS
if (m_epic.active_irq > 4 && m_epic.active_irq < 20)
printf("EPIC IRQ%d cleared.\n", m_epic.active_irq);
#endif
m_epic.irq[m_epic.active_irq].active = 0;
m_epic.active_irq = -1;
epic_update_interrupts();
break;
}
break;
}
}
}
/*
READ64_MEMBER(viper_state::epic_64be_r)
{
return read64be_with_32le_handler(epic_r, space, offset, mem_mask);
}
WRITE64_MEMBER(viper_state::epic_64be_w)
{
write64be_with_32le_handler(epic_w, space, offset, data, mem_mask);
}
*/
void viper_state::mpc8240_interrupt(int irq)
{
m_epic.irq[irq].pending = 1;
epic_update_interrupts();
}
void viper_state::mpc8240_epic_init()
{
memset(&m_epic, 0, sizeof(m_epic));
m_epic.global_timer[0].timer = machine().scheduler().timer_alloc(timer_expired_delegate(FUNC(viper_state::epic_global_timer_callback),this));
m_epic.global_timer[1].timer = machine().scheduler().timer_alloc(timer_expired_delegate(FUNC(viper_state::epic_global_timer_callback),this));
m_epic.global_timer[2].timer = machine().scheduler().timer_alloc(timer_expired_delegate(FUNC(viper_state::epic_global_timer_callback),this));
m_epic.global_timer[3].timer = machine().scheduler().timer_alloc(timer_expired_delegate(FUNC(viper_state::epic_global_timer_callback),this));
}
void viper_state::mpc8240_epic_reset(void)
{
int i;
for (i=0; i < MPC8240_NUM_INTERRUPTS; i++)
{
m_epic.irq[i].mask = 1;
}
m_epic.active_irq = -1;
// Init I2C
m_epic.i2c_state = I2C_STATE_ADDRESS_CYCLE;
}
/*****************************************************************************/
static const uint8_t cf_card_tuples[] =
{
0x01, // Device Tuple
0x01, // Tuple size
0xd0, // Device Type Func Spec
0x1a, // Config Tuple
0xff, // Tuple size (last?)
0x03, // CCR base size
0x00, // last config index?
0x00, 0x01, 0x00, 0x00, // CCR base (0x00000100)
};
READ64_MEMBER(viper_state::cf_card_data_r)
{
uint64_t r = 0;
if (ACCESSING_BITS_16_31)
{
switch (offset & 0xf)
{
case 0x8: // Duplicate Even RD Data
{
r |= m_ata->read_cs0(0, mem_mask >> 16) << 16;
break;
}
default:
{
fatalerror("%s:cf_card_data_r: IDE reg %02X\n", machine().describe_context().c_str(), offset & 0xf);
}
}
}
return r;
}
WRITE64_MEMBER(viper_state::cf_card_data_w)
{
if (ACCESSING_BITS_16_31)
{
switch (offset & 0xf)
{
case 0x8: // Duplicate Even RD Data
{
m_ata->write_cs0(0, data >> 16, mem_mask >> 16);
break;
}
default:
{
fatalerror("%s:cf_card_data_w: IDE reg %02X, %04X\n", machine().describe_context().c_str(), offset & 0xf, (uint16_t)(data >> 16));
}
}
}
}
READ64_MEMBER(viper_state::cf_card_r)
{
uint64_t r = 0;
if (ACCESSING_BITS_16_31)
{
if (m_cf_card_ide)
{
switch (offset & 0xf)
{
case 0x0: // Even RD Data
case 0x1: // Error
case 0x2: // Sector Count
case 0x3: // Sector No.
case 0x4: // Cylinder Low
case 0x5: // Cylinder High
case 0x6: // Select Card/Head
case 0x7: // Status
{
r |= m_ata->read_cs0(offset & 7, mem_mask >> 16) << 16;
break;
}
//case 0x8: // Duplicate Even RD Data
//case 0x9: // Duplicate Odd RD Data
case 0xd: // Duplicate Error
{
r |= m_ata->read_cs0(1, mem_mask >> 16) << 16;
break;
}
case 0xe: // Alt Status
case 0xf: // Drive Address
{
r |= m_ata->read_cs1(offset & 7, mem_mask >> 16) << 16;
break;
}
default:
{
printf("%s:compact_flash_r: IDE reg %02X\n", machine().describe_context().c_str(), offset & 0xf);
}
}
}
else
{
int reg = offset;
printf("cf_r: %04X\n", reg);
if ((reg >> 1) < sizeof(cf_card_tuples))
{
r |= cf_card_tuples[reg >> 1] << 16;
}
else
{
fatalerror("%s:compact_flash_r: reg %02X\n", machine().describe_context().c_str(), reg);
}
}
}
return r;
}
WRITE64_MEMBER(viper_state::cf_card_w)
{
#ifdef VIPER_DEBUG_LOG
//logerror("%s:compact_flash_w: %08X%08X, %08X, %08X%08X\n", machine().describe_context(), (uint32_t)(data>>32), (uint32_t)(data), offset, (uint32_t)(mem_mask >> 32), (uint32_t)(mem_mask));
#endif
if (ACCESSING_BITS_16_31)
{
if (offset < 0x10)
{
switch (offset & 0xf)
{
case 0x0: // Even WR Data
case 0x1: // Features
case 0x2: // Sector Count
case 0x3: // Sector No.
case 0x4: // Cylinder Low
case 0x5: // Cylinder High
case 0x6: // Select Card/Head
case 0x7: // Command
{
m_ata->write_cs0(offset & 7, data >> 16, mem_mask >> 16);
break;
}
//case 0x8: // Duplicate Even WR Data
//case 0x9: // Duplicate Odd WR Data
case 0xd: // Duplicate Features
{
m_ata->write_cs0(1, data >> 16, mem_mask >> 16);
break;
}
case 0xe: // Device Ctl
case 0xf: // Reserved
{
m_ata->write_cs1(offset & 7, data >> 16, mem_mask >> 16);
break;
}
default:
{
fatalerror("%s:compact_flash_w: IDE reg %02X, data %04X\n", machine().describe_context().c_str(), offset & 0xf, (uint16_t)((data >> 16) & 0xffff));
}
}
}
else if (offset >= 0x100)
{
switch (offset)
{
case 0x100:
{
if ((data >> 16) & 0x80)
{
m_cf_card_ide = 1;
m_ata->reset();
}
break;
}
default:
{
fatalerror("%s:compact_flash_w: reg %02X, data %04X\n", machine().describe_context().c_str(), offset, (uint16_t)((data >> 16) & 0xffff));
}
}
}
}
}
WRITE64_MEMBER(viper_state::unk2_w)
{
if (ACCESSING_BITS_56_63)
{
m_cf_card_ide = 0;
}
}
READ64_MEMBER(viper_state::ata_r)
{
uint64_t r = 0;
if (ACCESSING_BITS_16_31)
{
int reg = (offset >> 4) & 0x7;
switch(offset & 0x80)
{
case 0x00:
r |= m_ata->read_cs0(reg, mem_mask >> 16) << 16;
break;
case 0x80:
r |= m_ata->read_cs1(reg, mem_mask >> 16) << 16;
break;
}
}
return r;
}
WRITE64_MEMBER(viper_state::ata_w)
{
if (ACCESSING_BITS_16_31)
{
int reg = (offset >> 4) & 0x7;
switch(offset & 0x80)
{
case 0x00:
m_ata->write_cs0(reg, data >> 16, mem_mask >> 16);
break;
case 0x80:
m_ata->write_cs1(reg, data >> 16, mem_mask >> 16);
break;
}
}
}
uint32_t viper_state::voodoo3_pci_r(int function, int reg, uint32_t mem_mask)
{
switch (reg)
{
case 0x00: // PCI Vendor ID (0x121a = 3dfx), Device ID (0x0005 = Voodoo 3)
{
return 0x0005121a;
}
case 0x08: // Device class code
{
return 0x03000000;
}
case 0x10: // memBaseAddr0
{
return m_voodoo3_pci_reg[0x10/4];
}
case 0x14: // memBaseAddr1
{
return m_voodoo3_pci_reg[0x14/4];
}
case 0x18: // memBaseAddr1
{
return m_voodoo3_pci_reg[0x18/4];
}
case 0x40: // fabId
{
return m_voodoo3_pci_reg[0x40/4];
}
case 0x50: // cfgScratch
{
return m_voodoo3_pci_reg[0x50/4];
}
default:
fatalerror("voodoo3_pci_r: %08X at %08X\n", reg, m_maincpu->pc());
}
}
void viper_state::voodoo3_pci_w(int function, int reg, uint32_t data, uint32_t mem_mask)
{
// printf("voodoo3_pci_w: %08X, %08X\n", reg, data);
switch (reg)
{
case 0x04: // Command register
{
m_voodoo3_pci_reg[0x04/4] = data;
break;
}
case 0x10: // memBaseAddr0
{
if (data == 0xffffffff)
{
m_voodoo3_pci_reg[0x10/4] = 0xfe000000;
}
else
{
m_voodoo3_pci_reg[0x10/4] = data;
}
break;
}
case 0x14: // memBaseAddr1
{
if (data == 0xffffffff)
{
m_voodoo3_pci_reg[0x14/4] = 0xfe000008;
}
else
{
m_voodoo3_pci_reg[0x14/4] = data;
}
break;
}
case 0x18: // ioBaseAddr
{
if (data == 0xffffffff)
{
m_voodoo3_pci_reg[0x18/4] = 0xffffff01;
}
else
{
m_voodoo3_pci_reg[0x18/4] = data;
}
break;
}
case 0x3c: // InterruptLine
{
break;
}
case 0x40: // fabId
{
m_voodoo3_pci_reg[0x40/4] = data;
break;
}
case 0x50: // cfgScratch
{
m_voodoo3_pci_reg[0x50/4] = data;
break;
}
default:
fatalerror("voodoo3_pci_w: %08X, %08X at %08X\n", data, reg, m_maincpu->pc());
}
}
READ64_MEMBER(viper_state::voodoo3_io_r)
{
return read64be_with_32sle_device_handler(read32s_delegate(FUNC(voodoo_3_device::banshee_io_r), &(*m_voodoo)), offset, mem_mask);
}
WRITE64_MEMBER(viper_state::voodoo3_io_w)
{
// printf("voodoo3_io_w: %08X%08X, %08X at %08X\n", (uint32_t)(data >> 32), (uint32_t)(data), offset, m_maincpu->pc());
write64be_with_32sle_device_handler(write32s_delegate(FUNC(voodoo_3_device::banshee_io_w), &(*m_voodoo)), offset, data, mem_mask);
}
READ64_MEMBER(viper_state::voodoo3_r)
{
return read64be_with_32sle_device_handler(read32s_delegate(FUNC(voodoo_3_device::banshee_r), &(*m_voodoo)), offset, mem_mask);
}
WRITE64_MEMBER(viper_state::voodoo3_w)
{
// printf("voodoo3_w: %08X%08X, %08X at %08X\n", (uint32_t)(data >> 32), (uint32_t)(data), offset, m_maincpu->pc());
write64be_with_32sle_device_handler(write32s_delegate(FUNC(voodoo_3_device::banshee_w), &(*m_voodoo)), offset, data, mem_mask);
}
READ64_MEMBER(viper_state::voodoo3_lfb_r)
{
return read64be_with_32smle_device_handler(read32sm_delegate(FUNC(voodoo_3_device::banshee_fb_r), &(*m_voodoo)), offset, mem_mask);
}
WRITE64_MEMBER(viper_state::voodoo3_lfb_w)
{
// printf("voodoo3_lfb_w: %08X%08X, %08X at %08X\n", (uint32_t)(data >> 32), (uint32_t)(data), offset, m_maincpu->pc());
write64be_with_32sle_device_handler(write32s_delegate(FUNC(voodoo_3_device::banshee_fb_w), &(*m_voodoo)), offset, data, mem_mask);
}
TIMER_CALLBACK_MEMBER(viper_state::ds2430_timer_callback)
{
printf("DS2430 timer callback\n");
if (param == 1)
{
m_ds2430_unk_status = 0;
m_ds2430_timer->adjust(attotime::from_usec(150), 2);
}
else if (param == 2)
{
m_ds2430_unk_status = 1;
m_ds2430_reset = 1;
m_ds2430_state = DS2430_STATE_ROM_COMMAND;
}
}
#ifdef UNUSED_FUNCTION
READ64_MEMBER(viper_state::input_r)
{
uint64_t r = 0;
//return 0;//0x0000400000000000U;
r |= 0xffff00000000ffffU;
if (ACCESSING_BITS_40_47)
{
uint64_t reg = 0;
reg |= (m_ds2430_unk_status << 5);
reg |= 0x40; // if this bit is 0, loads a disk copier instead
//r |= 0x04; // screen flip
reg |= 0x08; // memory card check (1 = enable)
r |= reg << 40;
//r |= (uint64_t)(m_ds2430_unk_status << 5) << 40;
//r |= 0x0000400000000000U;
//r |= 0x0000040000000000U; // screen flip
//r |= 0x0000080000000000U; // memory card check (1 = enable)
}
if (ACCESSING_BITS_32_39)
{
uint64_t reg = ioport("IN0")->read();
r |= reg << 32;
}
if (ACCESSING_BITS_24_31)
{
uint64_t reg = ioport("IN1")->read();
r |= reg << 24;
}
if (ACCESSING_BITS_16_23)
{
uint64_t reg = 0;
//reg |= 0x80; // memory card check for boxingm
//reg |= 0x40; // memory card check for tsurugi
reg |= 0x3f;
r |= reg << 16;
}
return r;
}
#endif
READ8_MEMBER(viper_state::input_r)
{
return (m_io_ports[offset & 7])->read();
}
int viper_state::ds2430_insert_cmd_bit(int bit)
{
m_ds2430_data <<= 1;
m_ds2430_data |= bit & 1;
m_ds2430_data_count++;
if (m_ds2430_data_count >= 8)
{
m_ds2430_cmd = m_ds2430_data;
m_ds2430_data = 0;
m_ds2430_data_count = 0;
return 1;
}
return 0;
}
void viper_state::DS2430_w(int bit)
{
switch (m_ds2430_state)
{
case DS2430_STATE_ROM_COMMAND:
{
if (ds2430_insert_cmd_bit(bit))
{
printf("DS2430_w: rom command %02X\n", m_ds2430_cmd);
switch (m_ds2430_cmd)
{
case 0x33: m_ds2430_state = DS2430_STATE_READ_ROM; break;
case 0xcc: m_ds2430_state = DS2430_STATE_MEM_FUNCTION; break;
default: fatalerror("DS2430_w: unimplemented rom command %02X\n", m_ds2430_cmd);
}
}
break;
}
case DS2430_STATE_MEM_FUNCTION:
{
if (ds2430_insert_cmd_bit(bit))
{
printf("DS2430_w: mem function %02X\n", m_ds2430_cmd);
switch (m_ds2430_cmd)
{
case 0xf0: m_ds2430_state = DS2430_STATE_READ_MEM_ADDRESS; break;
default: fatalerror("DS2430_w: unimplemented mem function %02X\n", m_ds2430_cmd);
}
}
break;
}
case DS2430_STATE_READ_MEM_ADDRESS:
{
if (ds2430_insert_cmd_bit(bit))
{
printf("DS2430_w: read mem address %02X\n", m_ds2430_cmd);
m_ds2430_addr = m_ds2430_cmd;
m_ds2430_state = DS2430_STATE_READ_MEM;
}
break;
}
case DS2430_STATE_READ_MEM:
{
m_ds2430_unk_status = (m_ds2430_rom[(m_ds2430_data_count/8)] >> (m_ds2430_data_count%8)) & 1;
m_ds2430_data_count++;
printf("DS2430_w: read mem %d, bit = %d\n", m_ds2430_data_count, m_ds2430_unk_status);
if (m_ds2430_data_count >= 256)
{
//machine().debug_break();
m_ds2430_data_count = 0;
m_ds2430_state = DS2430_STATE_ROM_COMMAND;
m_ds2430_reset = 0;
}
break;
}
case DS2430_STATE_READ_ROM:
{
int rombit = (m_ds2430_rom[0x20 + (m_ds2430_data_count/8)] >> (m_ds2430_data_count%8)) & 1;
m_ds2430_data_count++;
printf("DS2430_w: read rom %d, bit = %d\n", m_ds2430_data_count, rombit);
m_ds2430_unk_status = rombit;
if (m_ds2430_data_count >= 64)
{
m_ds2430_data_count = 0;
m_ds2430_state = DS2430_STATE_ROM_COMMAND;
m_ds2430_reset = 0;
}
break;
}
default:
{
fatalerror("DS2430_w: unknown state %d\n", m_ds2430_cmd);
}
}
}
READ64_MEMBER(viper_state::e70000_r)
{
if (ACCESSING_BITS_56_63)
{
m_ds2430_bit_timer->reset();
m_ds2430_bit_timer->start_time();
// printf("%s e70000_r: %08X (mask %08X%08X)\n", machine().describe_context().c_str(), offset, (uint32_t)(mem_mask >> 32), (uint32_t)mem_mask);
}
return 0;
}
WRITE64_MEMBER(viper_state::e70000_w)
{
if (ACCESSING_BITS_56_63)
{
if (!m_ds2430_reset)
{
m_ds2430_timer->adjust(attotime::from_usec(40), 1); // presence pulse for 240 microsecs
m_ds2430_unk_status = 1;
// printf("e70000_w: %08X%08X, %08X (mask %08X%08X) at %08X\n", (uint32_t)(data >> 32), (uint32_t)data, offset, (uint32_t)(mem_mask >> 32), (uint32_t)mem_mask, m_maincpu->pc());
}
else
{
// detect bit state by measuring the duration
// Bit 0 = ~3.6 microsecs
// Bit 1 = ~98 microsecs
attotime diff_time = m_ds2430_bit_timer->time_elapsed();
m_ds2430_bit_timer->reset();
if (diff_time < attotime::from_usec(20))
DS2430_w(0);
else
DS2430_w(1);
// const char *dtt = diff_time.as_string(8);
// printf(" time %s\n", dtt);
}
}
}
WRITE64_MEMBER(viper_state::unk1a_w)
{
if (ACCESSING_BITS_56_63)
{
// printf("%s unk1a_w: %08X%08X, %08X (mask %08X%08X) at %08X\n", machine().describe_context().c_str(), (uint32_t)(data >> 32), (uint32_t)data, offset, (uint32_t)(mem_mask >> 32), (uint32_t)mem_mask);
}
}
WRITE64_MEMBER(viper_state::unk1b_w)
{
if (ACCESSING_BITS_56_63)
{
m_ds2430_unk_status = 0;
// printf("%s unk1b_w: %08X%08X, %08X (mask %08X%08X) at %08X\n", machine().describe_context().c_str(), (uint32_t)(data >> 32), (uint32_t)data, offset, (uint32_t)(mem_mask >> 32), (uint32_t)mem_mask);
}
}
READ64_MEMBER(viper_state::e00008_r)
{
uint64_t r = 0;
if (ACCESSING_BITS_0_7)
{
r |= m_e00008_data;
}
return r;
}
WRITE64_MEMBER(viper_state::e00008_w)
{
if (ACCESSING_BITS_0_7)
{
m_e00008_data = data & 0xff;
}
}
READ64_MEMBER(viper_state::e00000_r)
{
uint64_t r = 0;//0xffffffffffffffffU;
return r;
}
READ64_MEMBER(viper_state::unk_serial_r)
{
uint64_t r = 0;
if (ACCESSING_BITS_16_31)
{
int bit = m_unk_serial_data_r & 0x1;
m_unk_serial_data_r >>= 1;
r |= bit << 17;
}
return r;
}
WRITE64_MEMBER(viper_state::unk_serial_w)
{
if (ACCESSING_BITS_16_31)
{
if (data & 0x10000)
{
int bit = (data & 0x20000) ? 1 : 0;
if (m_unk_serial_bit_w < 8)
{
if (m_unk_serial_bit_w > 0)
m_unk_serial_cmd <<= 1;
m_unk_serial_cmd |= bit;
}
else
{
if (m_unk_serial_bit_w > 8)
m_unk_serial_data <<= 1;
m_unk_serial_data |= bit;
}
m_unk_serial_bit_w++;
if (m_unk_serial_bit_w == 8)
{
if ((m_unk_serial_cmd & 0x80) == 0) // register read
{
int reg = m_unk_serial_cmd & 0x7f;
uint8_t data = m_unk_serial_regs[reg];
m_unk_serial_data_r = ((data & 0x1) << 7) | ((data & 0x2) << 5) | ((data & 0x4) << 3) | ((data & 0x8) << 1) | ((data & 0x10) >> 1) | ((data & 0x20) >> 3) | ((data & 0x40) >> 5) | ((data & 0x80) >> 7);
printf("unk_serial read reg %02X: %04X\n", reg, data);
}
}
if (m_unk_serial_bit_w == 16)
{
if (m_unk_serial_cmd & 0x80) // register write
{
int reg = m_unk_serial_cmd & 0x7f;
m_unk_serial_regs[reg] = m_unk_serial_data;
printf("unk_serial write reg %02X: %04X\n", reg, m_unk_serial_data);
}
m_unk_serial_bit_w = 0;
m_unk_serial_cmd = 0;
m_unk_serial_data = 0;
}
}
}
}
/*****************************************************************************/
void viper_state::viper_map(address_map &map)
{
// ADDRESS_MAP_UNMAP_HIGH
map(0x00000000, 0x00ffffff).mirror(0x1000000).ram().share("workram");
map(0x80000000, 0x800fffff).rw(FUNC(viper_state::epic_r), FUNC(viper_state::epic_w));
map(0x82000000, 0x83ffffff).rw(FUNC(viper_state::voodoo3_r), FUNC(viper_state::voodoo3_w));
map(0x84000000, 0x85ffffff).rw(FUNC(viper_state::voodoo3_lfb_r), FUNC(viper_state::voodoo3_lfb_w));
map(0xfe800000, 0xfe8000ff).rw(FUNC(viper_state::voodoo3_io_r), FUNC(viper_state::voodoo3_io_w));
map(0xfec00000, 0xfedfffff).rw(FUNC(viper_state::pci_config_addr_r), FUNC(viper_state::pci_config_addr_w));
map(0xfee00000, 0xfeefffff).rw(FUNC(viper_state::pci_config_data_r), FUNC(viper_state::pci_config_data_w));
// 0xff000000, 0xff000fff - cf_card_data_r/w (installed in DRIVER_INIT(vipercf))
// 0xff200000, 0xff200fff - cf_card_r/w (installed in DRIVER_INIT(vipercf))
// 0xff300000, 0xff300fff - ata_r/w (installed in DRIVER_INIT(viperhd))
// AM_RANGE(0xff400xxx, 0xff400xxx) ppp2nd sense device
map(0xffe00000, 0xffe00007).r(FUNC(viper_state::e00000_r));
map(0xffe00008, 0xffe0000f).rw(FUNC(viper_state::e00008_r), FUNC(viper_state::e00008_w));
map(0xffe08000, 0xffe08007).noprw();
map(0xffe10000, 0xffe10007).r(FUNC(viper_state::input_r));
map(0xffe28000, 0xffe28007).nopw(); // ppp2nd lamps
map(0xffe30000, 0xffe31fff).rw("m48t58", FUNC(timekeeper_device::read), FUNC(timekeeper_device::write));
map(0xffe40000, 0xffe4000f).noprw();
map(0xffe50000, 0xffe50007).w(FUNC(viper_state::unk2_w));
map(0xffe60000, 0xffe60007).noprw();
map(0xffe70000, 0xffe7000f).rw(FUNC(viper_state::e70000_r), FUNC(viper_state::e70000_w));
map(0xffe80000, 0xffe80007).w(FUNC(viper_state::unk1a_w));
map(0xffe88000, 0xffe88007).w(FUNC(viper_state::unk1b_w));
map(0xffe98000, 0xffe98007).noprw();
map(0xffe9a000, 0xffe9bfff).ram(); // World Combat uses this
map(0xfff00000, 0xfff3ffff).rom().region("user1", 0); // Boot ROM
}
/*****************************************************************************/
READ_LINE_MEMBER(viper_state::ds2430_unk_r)
{
return m_ds2430_unk_status;
}
static INPUT_PORTS_START( viper )
PORT_START("IN0")
PORT_BIT( 0xff, IP_ACTIVE_LOW, IPT_UNUSED )
PORT_START("IN1")
PORT_BIT( 0xff, IP_ACTIVE_LOW, IPT_UNUSED )
PORT_START("IN2")
PORT_DIPNAME( 0x01, 0x01, "DIP4" ) PORT_DIPLOCATION("SW:4")
PORT_DIPSETTING( 0x01, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_DIPNAME( 0x02, 0x02, "DIP3" ) PORT_DIPLOCATION("SW:3")
PORT_DIPSETTING( 0x02, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_DIPNAME( 0x04, 0x00, DEF_STR( Flip_Screen ) ) PORT_DIPLOCATION("SW:2")
PORT_DIPSETTING( 0x04, DEF_STR( Yes ) )
PORT_DIPSETTING( 0x00, DEF_STR( No ) )
PORT_DIPNAME( 0x08, 0x00, "DIP1" ) PORT_DIPLOCATION("SW:1")
PORT_DIPSETTING( 0x08, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_BIT( 0x10, IP_ACTIVE_HIGH, IPT_UNKNOWN )
PORT_BIT( 0x20, IP_ACTIVE_HIGH, IPT_CUSTOM ) PORT_READ_LINE_MEMBER(viper_state, ds2430_unk_r)
PORT_BIT( 0x40, IP_ACTIVE_LOW, IPT_UNKNOWN ) // if this bit is 0, loads a disk copier instead
PORT_BIT( 0x80, IP_ACTIVE_HIGH, IPT_UNKNOWN )
PORT_START("IN3")
PORT_BIT( 0x01, IP_ACTIVE_LOW, IPT_SERVICE1 )
PORT_SERVICE_NO_TOGGLE( 0x02, IP_ACTIVE_LOW ) /* Test Button */
PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_COIN1 )
PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_COIN2 )
PORT_BIT( 0x10, IP_ACTIVE_LOW, IPT_START1 )
PORT_DIPNAME( 0x20, 0x20, "3" )
PORT_DIPSETTING( 0x20, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_DIPNAME( 0x40, 0x40, DEF_STR( Unknown ) )
PORT_DIPSETTING( 0x40, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_DIPNAME( 0x80, 0x80, "3-3" )
PORT_DIPSETTING( 0x80, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_START("IN4")
PORT_DIPNAME( 0x01, 0x01, "4" )
PORT_DIPSETTING( 0x01, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_DIPNAME( 0x02, 0x02, DEF_STR( Unknown ) )
PORT_DIPSETTING( 0x02, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_DIPNAME( 0x04, 0x04, DEF_STR( Unknown ) )
PORT_DIPSETTING( 0x04, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_DIPNAME( 0x08, 0x08, DEF_STR( Unknown ) )
PORT_DIPSETTING( 0x08, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
// following bits controls screen mux in Mocap Golf?
PORT_DIPNAME( 0x10, 0x10, DEF_STR( Unknown ) )
PORT_DIPSETTING( 0x10, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_DIPNAME( 0x20, 0x20, DEF_STR( Unknown ) )
PORT_DIPSETTING( 0x20, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_DIPNAME( 0x40, 0x40, DEF_STR( Unknown ) )
PORT_DIPSETTING( 0x40, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_DIPNAME( 0x80, 0x80, DEF_STR( Unknown ) )
PORT_DIPSETTING( 0x80, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_START("IN5")
PORT_BIT(0x3f, IP_ACTIVE_LOW, IPT_UNKNOWN )
PORT_BIT(0x40, IP_ACTIVE_HIGH, IPT_UNKNOWN )
PORT_BIT(0x80, IP_ACTIVE_HIGH, IPT_UNKNOWN )
PORT_START("IN6")
PORT_BIT( 0xff, IP_ACTIVE_LOW, IPT_UNUSED )
PORT_START("IN7")
PORT_BIT( 0xff, IP_ACTIVE_LOW, IPT_UNUSED )
INPUT_PORTS_END
INPUT_PORTS_START( ppp2nd )
PORT_INCLUDE( viper )
PORT_MODIFY("IN2")
PORT_DIPNAME( 0x01, 0x01, "DIP4" ) PORT_DIPLOCATION("SW:4")
PORT_DIPSETTING( 0x01, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_DIPNAME( 0x02, 0x02, "DIP3" ) PORT_DIPLOCATION("SW:3")
PORT_DIPSETTING( 0x02, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_DIPNAME( 0x04, 0x04, "DIP2" ) PORT_DIPLOCATION("SW:2")
PORT_DIPSETTING( 0x04, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_DIPNAME( 0x08, 0x08, "DIP1" ) PORT_DIPLOCATION("SW:1")
PORT_DIPSETTING( 0x08, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
PORT_MODIFY("IN3")
PORT_BIT( 0x10, IP_ACTIVE_LOW, IPT_START1 ) PORT_NAME("OK Button")
PORT_MODIFY("IN4")
PORT_BIT( 0x04, IP_ACTIVE_LOW, IPT_BUTTON1 ) PORT_NAME("Left Button")
PORT_BIT( 0x10, IP_ACTIVE_LOW, IPT_BUTTON2 ) PORT_NAME("Right Button")
PORT_MODIFY("IN5")
PORT_BIT(0x80, IP_ACTIVE_LOW, IPT_UNKNOWN ) // another OK button
INPUT_PORTS_END
INPUT_PORTS_START( thrild2 )
PORT_INCLUDE( viper )
PORT_MODIFY("IN3")
PORT_BIT(0x40, IP_ACTIVE_LOW, IPT_BUTTON1 ) PORT_NAME("Shift Down")
PORT_MODIFY("IN4")
PORT_BIT(0x01, IP_ACTIVE_LOW, IPT_BUTTON2 ) PORT_NAME("Shift Up")
// TODO: analog channels
INPUT_PORTS_END
INPUT_PORTS_START( gticlub2 )
PORT_INCLUDE( thrild2 )
// TODO: specific analog channel for hand brake
INPUT_PORTS_END
INPUT_PORTS_START( gticlub2ea )
PORT_INCLUDE( gticlub2 )
PORT_MODIFY("IN2")
PORT_DIPNAME( 0x02, 0x00, "DIP3" ) PORT_DIPLOCATION("SW:3") // This needs to be on or it asks for a password, parent doesn't care
PORT_DIPSETTING( 0x02, DEF_STR( Off ) )
PORT_DIPSETTING( 0x00, DEF_STR( On ) )
INPUT_PORTS_END
INPUT_PORTS_START( boxingm )
PORT_INCLUDE( viper )
PORT_MODIFY("IN4")
PORT_BIT( 0x80, IP_ACTIVE_LOW, IPT_BUTTON1 ) PORT_NAME("BodyPad L")
PORT_BIT( 0x20, IP_ACTIVE_LOW, IPT_BUTTON2 ) PORT_NAME("Select R")
PORT_BIT( 0x08, IP_ACTIVE_LOW, IPT_BUTTON3 ) PORT_NAME("Select L")
PORT_MODIFY("IN5")
PORT_BIT( 0x40, IP_ACTIVE_LOW, IPT_BUTTON4 ) PORT_NAME("BodyPad R")
PORT_BIT( 0x80, IP_ACTIVE_LOW, IPT_UNKNOWN ) // memory card check for boxingm (actually comms enable?)
INPUT_PORTS_END
// TODO: left/right escape, 2nd service switch?
INPUT_PORTS_START( jpark3 )
PORT_INCLUDE( viper )
PORT_MODIFY("IN3")
PORT_BIT( 0x20, IP_ACTIVE_LOW, IPT_START2 )
PORT_MODIFY("IN4")
PORT_BIT( 0x40, IP_ACTIVE_LOW, IPT_BUTTON1 ) PORT_NAME("P1 Gun Trigger") PORT_PLAYER(1)
PORT_BIT( 0x80, IP_ACTIVE_LOW, IPT_BUTTON1 ) PORT_NAME("P2 Gun Trigger") PORT_PLAYER(2)
INPUT_PORTS_END
INPUT_PORTS_START( p911 )
PORT_INCLUDE( viper )
PORT_MODIFY("IN4")
PORT_BIT( 0x40, IP_ACTIVE_LOW, IPT_BUTTON1 ) PORT_NAME("Gun Trigger")
PORT_MODIFY("IN5")
// one of these is P2 SHT2 (checks and fails serial if pressed)
PORT_BIT(0x40, IP_ACTIVE_LOW, IPT_UNKNOWN )
PORT_BIT(0x80, IP_ACTIVE_LOW, IPT_UNKNOWN )
INPUT_PORTS_END
INPUT_PORTS_START( tsurugi )
PORT_INCLUDE( viper )
PORT_MODIFY("IN4")
PORT_BIT(0x40, IP_ACTIVE_LOW, IPT_BUTTON1 ) PORT_NAME("Shot Button")
PORT_MODIFY("IN5")
PORT_BIT(0x20, IP_ACTIVE_LOW, IPT_BUTTON2 ) PORT_NAME("Foot Pedal")
PORT_BIT(0x40, IP_ACTIVE_LOW, IPT_UNKNOWN ) // deluxe ID? if off tries to check UART & "lampo"/bleeder at POST
PORT_BIT(0x80, IP_ACTIVE_LOW, IPT_UNKNOWN ) // sensor grip (1) horizontal (0) vertical
INPUT_PORTS_END
/*****************************************************************************/
INTERRUPT_GEN_MEMBER(viper_state::viper_vblank)
{
//mpc8240_interrupt(MPC8240_IRQ0);
//mpc8240_interrupt(MPC8240_IRQ3);
}
WRITE_LINE_MEMBER(viper_state::voodoo_vblank)
{
// FIXME: The driver seems to hang using the voodoo vblank signal
// Seems to only work if using negative vsync
if (!state)
mpc8240_interrupt(MPC8240_IRQ0);
//mpc8240_interrupt(MPC8240_IRQ3);
}
WRITE_LINE_MEMBER(viper_state::voodoo_pciint)
{
if (state)
mpc8240_interrupt(MPC8240_IRQ4);
}
void viper_state::machine_start()
{
m_ds2430_timer = machine().scheduler().timer_alloc(timer_expired_delegate(FUNC(viper_state::ds2430_timer_callback),this));
mpc8240_epic_init();
/* set conservative DRC options */
m_maincpu->ppcdrc_set_options(PPCDRC_COMPATIBLE_OPTIONS);
/* configure fast RAM regions for DRC */
m_maincpu->ppcdrc_add_fastram(0x00000000, 0x00ffffff, false, m_workram);
save_item(NAME(m_voodoo3_pci_reg));
save_item(NAME(m_mpc8240_regs));
save_item(NAME(m_cf_card_ide));
save_item(NAME(m_unk_serial_bit_w));
save_item(NAME(m_unk_serial_cmd));
save_item(NAME(m_unk_serial_data));
save_item(NAME(m_unk_serial_data_r));
save_item(NAME(m_unk_serial_regs));
save_item(NAME(m_ds2430_unk_status));
save_item(NAME(m_ds2430_data));
save_item(NAME(m_ds2430_data_count));
save_item(NAME(m_ds2430_reset));
save_item(NAME(m_ds2430_state));
save_item(NAME(m_ds2430_cmd));
save_item(NAME(m_ds2430_addr)); // written but never used
save_item(NAME(m_epic.iack));
save_item(NAME(m_epic.eicr)); // written but never used
save_item(NAME(m_epic.svr));
save_item(NAME(m_epic.active_irq));
save_item(NAME(m_epic.i2c_adr));
save_item(NAME(m_epic.i2c_freq_div));
save_item(NAME(m_epic.i2c_freq_sample_rate));
save_item(NAME(m_epic.i2c_cr));
save_item(NAME(m_epic.i2c_sr));
save_item(NAME(m_epic.i2c_state));
for (int i = 0; i < MPC8240_NUM_INTERRUPTS; i ++)
{
save_item(NAME(m_epic.irq[i].vector), i);
save_item(NAME(m_epic.irq[i].priority), i);
save_item(NAME(m_epic.irq[i].destination), i); // written but never read
save_item(NAME(m_epic.irq[i].active), i);
save_item(NAME(m_epic.irq[i].pending), i);
save_item(NAME(m_epic.irq[i].mask), i);
}
for (int i = 0; i < 4; i ++)
{
save_item(NAME(m_epic.global_timer[i].base_count), i);
save_item(NAME(m_epic.global_timer[i].enable), i);
}
}
void viper_state::machine_reset()
{
mpc8240_epic_reset();
ide_hdd_device *hdd = m_ata->subdevice<ata_slot_device>("0")->subdevice<ide_hdd_device>("hdd");
uint16_t *identify_device = hdd->identify_device_buffer();
// Viper expects these settings or the BIOS fails
identify_device[51] = 0x0200; /* 51: PIO data transfer cycle timing mode */
identify_device[67] = 0x00f0; /* 67: minimum PIO transfer cycle time without flow control */
m_ds2430_unk_status = 1;
}
void viper_state::viper(machine_config &config)
{
/* basic machine hardware */
MPC8240(config, m_maincpu, 166666666); // Unknown
m_maincpu->set_bus_frequency(100000000);
m_maincpu->set_addrmap(AS_PROGRAM, &viper_state::viper_map);
m_maincpu->set_vblank_int("screen", FUNC(viper_state::viper_vblank));
pci_bus_legacy_device &pcibus(PCI_BUS_LEGACY(config, "pcibus", 0, 0));
pcibus.set_device_read ( 0, FUNC(viper_state::mpc8240_pci_r), this);
pcibus.set_device_write( 0, FUNC(viper_state::mpc8240_pci_w), this);
pcibus.set_device_read (12, FUNC(viper_state::voodoo3_pci_r), this);
pcibus.set_device_write(12, FUNC(viper_state::voodoo3_pci_w), this);
ATA_INTERFACE(config, m_ata).options(ata_devices, "hdd", nullptr, true);
VOODOO_3(config, m_voodoo, STD_VOODOO_3_CLOCK);
m_voodoo->set_fbmem(8);
m_voodoo->set_screen_tag("screen");
m_voodoo->set_cpu_tag("maincpu");
m_voodoo->vblank_callback().set(FUNC(viper_state::voodoo_vblank));
m_voodoo->pciint_callback().set(FUNC(viper_state::voodoo_pciint));
/* video hardware */
screen_device &screen(SCREEN(config, "screen", SCREEN_TYPE_RASTER));
// Screeen size and timing is re-calculated later in voodoo card
screen.set_refresh_hz(60);
screen.set_size(1024, 768);
screen.set_visarea(0, 1024 - 1, 0, 768 - 1);
screen.set_screen_update(FUNC(viper_state::screen_update_viper));
PALETTE(config, "palette").set_entries(65536);
TIMER(config, "ds2430_timer2", 0);
//TIMER(config, "ds2430_timer2").configure_generic(timer_device::expired_delegate());
/* sound hardware */
SPEAKER(config, "lspeaker").front_left();
SPEAKER(config, "rspeaker").front_right();
M48T58(config, "m48t58", 0);
}
/*****************************************************************************/
void viper_state::init_viper()
{
// m_maincpu->space(AS_PROGRAM).install_legacy_readwrite_handler( *ide, 0xff200000, 0xff207fff, FUNC(hdd_r), FUNC(hdd_w) ); //TODO
}
void viper_state::init_viperhd()
{
init_viper();
m_maincpu->space(AS_PROGRAM).install_readwrite_handler(0xff300000, 0xff300fff, read64_delegate(FUNC(viper_state::ata_r), this), write64_delegate(FUNC(viper_state::ata_w), this));
}
void viper_state::init_vipercf()
{
init_viper();
m_maincpu->space(AS_PROGRAM).install_readwrite_handler(0xff000000, 0xff000fff, read64_delegate(FUNC(viper_state::cf_card_data_r), this), write64_delegate(FUNC(viper_state::cf_card_data_w), this) );
m_maincpu->space(AS_PROGRAM).install_readwrite_handler(0xff200000, 0xff200fff, read64_delegate(FUNC(viper_state::cf_card_r), this), write64_delegate(FUNC(viper_state::cf_card_w), this) );
m_maincpu->space(AS_PROGRAM).install_readwrite_handler(0xff300000, 0xff300fff, read64_delegate(FUNC(viper_state::unk_serial_r), this), write64_delegate(FUNC(viper_state::unk_serial_w), this) );
}
/*****************************************************************************/
#define ROM_LOAD_BIOS(bios,name,offset,length,hash) \
ROMX_LOAD(name, offset, length, hash, ROM_BIOS(bios))
#define VIPER_BIOS \
ROM_REGION64_BE(0x40000, "user1", 0) /* Boot ROM */ \
ROM_SYSTEM_BIOS(0, "bios0", "GM941B01 (01/15/01)") \
ROM_LOAD_BIOS(0, "941b01.u25", 0x00000, 0x40000, CRC(233e5159) SHA1(66ff268d5bf78fbfa48cdc3e1b08f8956cfd6cfb)) \
ROM_SYSTEM_BIOS(1, "bios1", "GM941A01 (03/10/00)") \
ROM_LOAD_BIOS(1, "941a01.u25", 0x00000, 0x40000, CRC(df6f88d6) SHA1(2bc10e4fbec36573aa8b6878492d37665f074d87))
ROM_START(kviper)
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
// presumably doesn't belong here
ROM_LOAD("ds2430.u3", 0x00, 0x28, CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_END
/* Viper games with hard disk */
ROM_START(ppp2nd)
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
// byte 0x1e (0) JAA (1) AAA
// byte 0x1f (1) rental
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "ppp2nd", 0, SHA1(b8b90483d515c83eac05ffa617af19612ea990b0))
ROM_END
/* Viper games with Compact Flash card */
ROM_START(boxingm) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a45jaa_nvram.u39", 0x00000, 0x2000, CRC(c24e29fc) SHA1(efb6ecaf25cbdf9d8dfcafa85e38a195fa5ff6c4))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a45a02", 0, SHA1(9af2481f53de705ae48fad08d8dd26553667c2d0) )
ROM_END
ROM_START(code1d) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* game-specific DS2430 on PCB */
ROM_LOAD("ds2430_code1d.u3", 0x00, 0x28, BAD_DUMP CRC(fada04dd) SHA1(49bd4e87d48f0404a091a79354bbc09cde739f5c))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("nvram.u39", 0x00000, 0x2000, NO_DUMP )
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "922d02", 0, SHA1(01f35e324c9e8567da0f51b3e68fff1562c32116) )
ROM_END
ROM_START(code1db) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* game-specific DS2430 on PCB */
ROM_LOAD("ds2430_code1d.u3", 0x00, 0x28, BAD_DUMP CRC(fada04dd) SHA1(49bd4e87d48f0404a091a79354bbc09cde739f5c))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("m48t58_uab.u39", 0x00000, 0x2000, CRC(6059cdad) SHA1(67f9d9239c3e3ef8c967f26c45fa9201981ad848) )
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "922b02", 0, SHA1(4d288b5dcfab3678af662783e7083a358eee99ce) )
ROM_END
ROM_START(gticlub2) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
// both with non-default settings (check sound options for instance)
ROM_LOAD("nvram.u39", 0x00000, 0x2000, BAD_DUMP CRC(d0604e84) SHA1(18d1183f1331af3e655a56692eb7ab877b4bc239))
ROM_LOAD("941jab_nvram.u39", 0x00000, 0x2000, BAD_DUMP CRC(6c4a852f) SHA1(2753dda42cdd81af22dc6780678f1ddeb3c62013))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "941b02", 0, SHA1(943bc9b1ea7273a8382b94c8a75010dfe296df14) )
ROM_END
ROM_START(gticlub2ea) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, NO_DUMP )
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("941eaa_nvram.u39", 0x00000, 0x2000, BAD_DUMP CRC(5ee7004d) SHA1(92e0ce01049308f459985d466fbfcfac82f34a47))
DISK_REGION( "ata:0:hdd:image" ) // 32 MB Memory Card labeled 941 EA A02
DISK_IMAGE( "941a02", 0, SHA1(dd180ad92dd344b38f160e31833077e342cee38d) ) // with ATA id included
ROM_END
/* This CF card has sticker B41C02 */
ROM_START(jpark3) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("b41ebc_nvram.u39", 0x00000, 0x2000, CRC(55d1681d) SHA1(26868cf0d14f23f06b81f2df0b4186924439bb43))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "b41c02", 0, SHA1(fb6b0b43a6f818041d644bcd711f6a727348d3aa) )
ROM_END
/* This CF card has sticker B41C02 */
ROM_START(jpark3u) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("b41 ua rtc.u39", 0x00000, 0x1ff8, CRC(75fdda39) SHA1(6292ce0d32afdf6bde33ac7f1f07655fa17282f6))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "b41c02", 0, SHA1(fb6b0b43a6f818041d644bcd711f6a727348d3aa) )
ROM_END
/* This CF card has sticker B33A02 */
ROM_START(mocapglf) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("b33uaa_nvram.u39", 0x00000, 0x1ff8, BAD_DUMP CRC(0f0ba988) SHA1(5618c03b21fc2ba14b2e159cee3aab7f53c2c34d)) //data looks plain bad (compared to the other games)
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "b33a02", 0, SHA1(819d8fac5d2411542c1b989105cffe38a5545fc2) )
ROM_END
ROM_START(mocapb) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a29aaa_nvram.u39", 0x000000, 0x2000, CRC(14b9fe68) SHA1(3c59e6df1bb46bc1835c13fd182b1bb092c08759)) //supposed to be aab version?
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a29b02", 0, SHA1(f0c04310caf2cca804fde20805eb30a44c5a6796) ) //missing bootloader
ROM_END
ROM_START(mocapbj) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a29jaa_nvram.u39", 0x000000, 0x2000, CRC(2f7cdf27) SHA1(0b69d8728be12909e235268268a312982f81d46a))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a29a02", 0, SHA1(00afad399737652b3e17257c70a19f62e37f3c97) )
ROM_END
ROM_START(p911) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a00uad_nvram.u39", 0x000000, 0x2000, CRC(cca056ca) SHA1(de1a00d84c1311d48bbe6d24f5b36e22ecf5e85a))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a00uad02", 0, SHA1(6acb8dc41920e7025b87034a3a62b185ef0109d9) )
ROM_END
ROM_START(p911uc) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a00uac_nvram.u39", 0x000000, 0x2000, NO_DUMP )
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a00uac02", 0, SHA1(b268789416dbf8886118a634b911f0ee254970de) )
ROM_END
ROM_START(p911kc) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a00kac_nvram.u39", 0x000000, 0x2000, CRC(8ddc921c) SHA1(901538da237679fc74966a301278b36d1335671f) )
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a00kac02", 0, SHA1(b268789416dbf8886118a634b911f0ee254970de) )
ROM_END
ROM_START(p911e) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a00eaa_nvram.u39", 0x000000, 0x2000, CRC(4f3497b6) SHA1(3045c54f98dff92cdf3a1fc0cd4c76ba82d632d7) )
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a00eaa02", 0, SHA1(81565a2dce2e2b0a7927078a784354948af1f87c) )
ROM_END
ROM_START(p911ea)
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a00eaa_nvram.u39", 0x000000, 0x2000, CRC(4f3497b6) SHA1(3045c54f98dff92cdf3a1fc0cd4c76ba82d632d7) )
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a00eaa02_ea", 0, SHA1(fa057bf17f4c0fb9b9a09b820ff7a101e44fab7d) )
ROM_END
ROM_START(p911j) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a00jaa_nvram.u39", 0x000000, 0x2000, CRC(9ecf70dc) SHA1(4769a99b0cc28563e219860b8d480f32d1e21f60))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a00jac02", 0, SHA1(d962d3a8ea84c380767d0fe336296911c289c224) )
ROM_END
ROM_START(p9112) /* dongle-protected version */
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* plug-in male DIN5 dongle containing a DS2430. The sticker on the dongle says 'GCB11-UA' */
ROM_LOAD("ds2430_p9112.u3", 0x00, 0x28, CRC(d745c6ee) SHA1(065c9d0df1703b3bbb53a07f4923fdee3b16f80e))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("b11uad_nvram.u39", 0x000000, 0x2000, CRC(cda37033) SHA1(a94524824f21a0106928b4fe01d86f967bd5aa82))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "b11a02", 0, SHA1(57665664321b78c1913d01f0d2c0b8d3efd42e04) )
ROM_END
ROM_START(popn9) //Note: this is actually a Konami Pyson HW! (PlayStation 2-based) move out of here.
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("nvram.u39", 0x000000, 0x2000, NO_DUMP )
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "c00jab", 0, BAD_DUMP SHA1(3763aaded9b45388a664edd84a3f7f8ff4101be4) )
ROM_END
ROM_START(sscopex)
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a13uaa_nvram.u39", 0x000000, 0x2000, CRC(7b0e1ac8) SHA1(1ea549964539e27f87370e9986bfa44eeed037cd))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a13c02", 0, SHA1(d740784fa51a3f43695ea95e23f92ef05f43284a) )
ROM_END
//TODO: sscopexb + many nvram clone versions.
ROM_START(sogeki) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("nvram.u39", 0x000000, 0x2000, CRC(2f325c55) SHA1(0bc44f40f981a815c8ce64eae95ae55db510c565))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a13b02", 0, SHA1(c25a61b76d365794c2da4a9e7de88a5519e944ec) )
ROM_END
ROM_START(sscopefh)
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, NO_DUMP )
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("nvram.u39", 0x000000, 0x2000, NO_DUMP )
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "ccca02", 0, SHA1(ec0d9a1520f17c73750de71dba8b31bc8c9d0409) )
ROM_END
ROM_START(thrild2) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a41ebb_nvram.u39", 0x00000, 0x2000, CRC(22f59ac0) SHA1(e14ea2ba95b72edf0a3331ab82c192760bfdbce3))
// a41eba_nvram == a41ebb_nvram
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a41b02", 0, SHA1(0426f4bb9001cf457f44e2c22e3d7575b8049aa3) )
ROM_END
ROM_START(thrild2j) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a41jaa_nvram.u39", 0x00000, 0x2000, CRC(d56226d5) SHA1(085f40816befde993069f56fdd5f8bd6ccfcf301))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a41a02", 0, SHA1(bbb71e23bddfa07dfa30b6565a35befd82b055b8) ) // same as Asian version
ROM_END
ROM_START(thrild2a) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a41aaa_nvram.u39", 0x00000, 0x2000, CRC(d5de9b8e) SHA1(768bcd46a6ad20948f60f5e0ecd2f7b9c2901061))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a41a02", 0, SHA1(bbb71e23bddfa07dfa30b6565a35befd82b055b8) )
ROM_END
ROM_START(thrild2ab)
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a41aaa_nvram.u39", 0x00000, 0x2000, CRC(d5de9b8e) SHA1(768bcd46a6ad20948f60f5e0ecd2f7b9c2901061))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a41a02_alt", 0, SHA1(7a9cfdab7000765ffdd9198b209f7a74741248f2) )
ROM_END
ROM_START(thrild2ac)
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a41aaa_nvram.u39", 0x00000, 0x2000, CRC(d5de9b8e) SHA1(768bcd46a6ad20948f60f5e0ecd2f7b9c2901061))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a41a02_alt2", 0, SHA1(c8bfbac4f5a1a2241df7417ad2f9eba7d9e9a9df) )
ROM_END
/* This CF card has sticker 941EAA02 */
ROM_START(thrild2c) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("941eaa_nvram.u39", 0x00000, 0x2000, NO_DUMP )
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a41c02", 0, SHA1(ab3020e8709768c0fd2467573e92b679a05944e5) )
ROM_END
ROM_START(tsurugi) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a30eab_nvram.u39", 0x00000, 0x2000, CRC(c123342c) SHA1(55416767608fe0311a362854a16b214b04435a31))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a30b02", 0, SHA1(d2be83b7323c365ba445de7697c3fb8eb83d0212) )
ROM_END
ROM_START(tsurugij) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("a30jac_nvram.u39", 0x00000, 0x2000, NO_DUMP )
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a30c02", 0, SHA1(533b5669b00884a800df9ba29651777a76559862) )
ROM_END
ROM_START(tsurugie)
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, NO_DUMP )
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("nvram.u39", 0x000000, 0x2000, NO_DUMP )
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "a30eab02", 0, SHA1(fcc5b69f89e246f26ca4b8546cc409d3488bbdd9) )
ROM_END
/* This CF card has sticker C22D02 */
ROM_START(wcombat) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("wcombat_nvram.u39", 0x00000, 0x2000, CRC(4f8b5858) SHA1(68066241c6f9db7f45e55b3c5da101987f4ce53c))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "c22d02", 0, SHA1(69a24c9e36b073021d55bec27d89fcc0254a60cc) ) // chs 978,8,32
ROM_END
ROM_START(wcombatb) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("wcombat_nvram.u39", 0x00000, 0x2000, CRC(4f8b5858) SHA1(68066241c6f9db7f45e55b3c5da101987f4ce53c))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "c22d02_alt", 0, SHA1(772e3fe7910f5115ec8f2235bb48ba9fcac6950d) ) // chs 978,8,32
ROM_END
ROM_START(wcombatk) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, NO_DUMP )
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("wcombatk_nvram.u39", 0x00000, 0x2000, CRC(ebd4d645) SHA1(2fa7e2c6b113214f3eb1900c8ceef4d5fcf0bb76))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "c22c02", 0, BAD_DUMP SHA1(8bd1dfbf926ad5b28fa7dafd7e31c475325ec569) )
ROM_END
ROM_START(wcombatu) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, NO_DUMP )
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("warzaid u39 c22d02", 0x00000, 0x2000, CRC(71744990) SHA1(19ed07572f183e7b3a712704ebddf7a848c48a78) )
DISK_REGION( "ata:0:hdd:image" )
// CHD image provided had evidence of being altered by Windows, probably was put in a Windows machine without write protection hardware (bad idea)
// label was the same as this, so this should be a clean and correct version.
DISK_IMAGE( "c22d02", 0, SHA1(69a24c9e36b073021d55bec27d89fcc0254a60cc) ) // chs 978,8,32
ROM_END
/* This CF card has sticker C22A02 */
ROM_START(wcombatj) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("wcombatj_nvram.u39", 0x00000, 0x2000, CRC(bd8a6640) SHA1(2d409197ef3fb07d984d27fa943f29c7a711d715))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "c22a02", 0, SHA1(7200c7c436491fd8027d6d7139a80ee3b984697b) ) // chs 978,8,32
ROM_END
ROM_START(xtrial) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("b4xjab_nvram.u39", 0x00000, 0x2000, CRC(33708a93) SHA1(715968e3c9c15edf628fa6ac655dc0864e336c6c))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "b4xb02", 0, SHA1(d8d54f3f16b762bf0187fe29b2f8696015c0a940) )
ROM_END
/* Viper Satellite Terminal games */
/*
Mahjong Fight Club (Konami Viper h/w)
Konami, 2002
78,8,3)
PCB number - GM941-PWB(A)C Copyright 1999 Konami Made In Japan
Mahjong Fight Club is a multi player Mahjong battle game for up to 8 players. A
single PCB will not boot unless all of the other units are connected and powered
on, although how exactly they're connected is unknown. There is probably a
master unit that talks to all of the 8 satellite units. At the moment I have
only 2 of the 8 satellite units so I can't confirm that.
However, I don't have access to the main unit anyway as it was not included in
the auction we won :(
The Viper hardware can accept additional PCBs inside the metal box depending on
the game. For Mahjong Fight Club, no additional PCBs are present or required.
The main CPU is a Motorola XPC8240LZU200E
The main graphics chip is heatsinked. It's a BGA chip, and might be something
like a Voodoo chip? Maybe :-)
There's 1 Konami chip stamped 056879
There's also a bunch of video RAMs and several PLCC FPGAs or CPLDs
There's also 1 PLCC44 chip stamped PC16552
Files
-----
c09jad04.bin is a 64M Compact Flash card. The image was simply copied from the
card as it is PC readable. The card contains only 1 file named c09jad04.bin
941b01.u25 is the BIOS, held in a 2MBit PLCC32 Fujitsu MBM29F002 EEPROM and
surface mounted at location U25. The BIOS is common to ALL Viper games.
nvram.u39 is a ST M48T58Y Timekeeper NVRAM soldered-in at location U39. The
codes at the start of the image (probably just the first 16 or 32 bytes) are
used as a simple (and very weak) protection check to stop game swaps. The
contents of the NVRAM is different for ALL games on this hardware.
Some games use a dongle and swapping games won't work unless the dongle is also provided.
The following games comes with a dongle....
Mahjong Fight Club
For non-dongled games, I have verified the following games will work when the
CF card and NVRAM are swapped....
*/
/* This CF card has sticker C09JAD04 */
ROM_START(mfightc) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("nvram.u39", 0x00000, 0x2000, CRC(9fb551a5) SHA1(a33d185e186d404c3bf62277d7e34e5ad0000b09)) //likely non-default settings
ROM_LOAD("c09jad_nvram.u39", 0x00000, 0x2000, CRC(33e960b7) SHA1(a9a249e68c89b18d4685f1859fe35dc21df18e14))
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "c09d04", 0, SHA1(7395b7a33e953f65827aea44461e49f8388464fb) )
ROM_END
/* This CF card has sticker C09JAC04 */
ROM_START(mfightcc) //*
VIPER_BIOS
ROM_REGION(0x28, "ds2430", ROMREGION_ERASE00) /* DS2430 */
ROM_LOAD("ds2430.u3", 0x00, 0x28, BAD_DUMP CRC(f1511505) SHA1(ed7cd9b2763b3e377df9663943160f9871f65105))
ROM_REGION(0x2000, "m48t58", ROMREGION_ERASE00) /* M48T58 Timekeeper NVRAM */
ROM_LOAD("c09jac_nvram.u39", 0x00000, 0x2000, NO_DUMP )
DISK_REGION( "ata:0:hdd:image" )
DISK_IMAGE( "c09c04", 0, SHA1(bf5f7447d74399d34edd4eb6dfcca7f6fc2154f2) )
ROM_END
/*****************************************************************************/
/* Viper BIOS */
GAME(1999, kviper, 0, viper, viper, viper_state, init_viper, ROT0, "Konami", "Konami Viper BIOS", MACHINE_IS_BIOS_ROOT)
GAME(2001, ppp2nd, kviper, viper, ppp2nd, viper_state, init_viperhd, ROT0, "Konami", "ParaParaParadise 2nd Mix", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, boxingm, kviper, viper, boxingm, viper_state, init_vipercf, ROT0, "Konami", "Boxing Mania: Ashita no Joe (ver JAA)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2000, code1d, kviper, viper, viper, viper_state, init_vipercf, ROT0, "Konami", "Code One Dispatch (ver D)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2000, code1db, code1d, viper, viper, viper_state, init_vipercf, ROT0, "Konami", "Code One Dispatch (ver B)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, gticlub2, kviper, viper, gticlub2, viper_state, init_vipercf, ROT0, "Konami", "GTI Club: Corso Italiano (ver JAB)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, gticlub2ea,gticlub2, viper, gticlub2ea, viper_state, init_vipercf, ROT0, "Konami", "GTI Club: Corso Italiano (ver EAA)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, jpark3, kviper, viper, jpark3, viper_state, init_vipercf, ROT0, "Konami", "Jurassic Park 3 (ver EBC)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, jpark3u, jpark3, viper, jpark3, viper_state, init_vipercf, ROT0, "Konami", "Jurassic Park 3 (ver UA)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, mocapglf, kviper, viper, viper, viper_state, init_vipercf, ROT90, "Konami", "Mocap Golf (ver UAA)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, mocapb, kviper, viper, viper, viper_state, init_vipercf, ROT90, "Konami", "Mocap Boxing (ver AAA)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, mocapbj, mocapb, viper, viper, viper_state, init_vipercf, ROT90, "Konami", "Mocap Boxing (ver JAA)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, p911, kviper, viper, p911, viper_state, init_vipercf, ROT90, "Konami", "Police 911 (ver UAD)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, p911uc, p911, viper, p911, viper_state, init_vipercf, ROT90, "Konami", "Police 911 (ver UAC)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, p911kc, p911, viper, p911, viper_state, init_vipercf, ROT90, "Konami", "Police 911 (ver KAC)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, p911e, p911, viper, p911, viper_state, init_vipercf, ROT90, "Konami", "Police 24/7 (ver EAA)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, p911ea, p911, viper, p911, viper_state, init_vipercf, ROT90, "Konami", "Police 24/7 (ver EAA, alt)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, p911j, p911, viper, p911, viper_state, init_vipercf, ROT90, "Konami", "Keisatsukan Shinjuku 24ji (ver JAC)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, p9112, kviper, viper, p911, viper_state, init_vipercf, ROT90, "Konami", "Police 911 2 (VER. UAA:B)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2003, popn9, kviper, viper, viper, viper_state, init_vipercf, ROT0, "Konami", "Pop'n Music 9 (ver JAB)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, sscopex, kviper, viper, viper, viper_state, init_vipercf, ROT0, "Konami", "Silent Scope EX (ver UAA)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, sogeki, sscopex, viper, viper, viper_state, init_vipercf, ROT0, "Konami", "Sogeki (ver JAA)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2002, sscopefh, kviper, viper, viper, viper_state, init_vipercf, ROT0, "Konami", "Silent Scope Fortune Hunter", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, thrild2, kviper, viper, thrild2, viper_state, init_vipercf, ROT0, "Konami", "Thrill Drive 2 (ver EBB)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, thrild2j, thrild2, viper, thrild2, viper_state, init_vipercf, ROT0, "Konami", "Thrill Drive 2 (ver JAA)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, thrild2a, thrild2, viper, thrild2, viper_state, init_vipercf, ROT0, "Konami", "Thrill Drive 2 (ver AAA)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, thrild2ab, thrild2, viper, thrild2, viper_state, init_vipercf, ROT0, "Konami", "Thrill Drive 2 (ver AAA, alt)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, thrild2ac, thrild2, viper, thrild2, viper_state, init_vipercf, ROT0, "Konami", "Thrill Drive 2 (ver AAA, alt 2)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2001, thrild2c, thrild2, viper, thrild2, viper_state, init_vipercf, ROT0, "Konami", "Thrill Drive 2 (ver EAA)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2002, tsurugi, kviper, viper, tsurugi, viper_state, init_vipercf, ROT0, "Konami", "Tsurugi (ver EAB)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2002, tsurugie, tsurugi, viper, tsurugi, viper_state, init_vipercf, ROT0, "Konami", "Tsurugi (ver EAB, alt)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2002, tsurugij, tsurugi, viper, tsurugi, viper_state, init_vipercf, ROT0, "Konami", "Tsurugi (ver JAC)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2002, wcombat, kviper, viper, viper, viper_state, init_vipercf, ROT0, "Konami", "World Combat (ver AAD:B)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2002, wcombatb, wcombat, viper, viper, viper_state, init_vipercf, ROT0, "Konami", "World Combat (ver AAD:B, alt)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2002, wcombatk, wcombat, viper, viper, viper_state, init_vipercf, ROT0, "Konami", "World Combat (ver KBC:B)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2002, wcombatu, wcombat, viper, viper, viper_state, init_vipercf, ROT0, "Konami", "World Combat / Warzaid (ver UCD:B)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2002, wcombatj, wcombat, viper, viper, viper_state, init_vipercf, ROT0, "Konami", "World Combat (ver JAA)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2002, xtrial, kviper, viper, viper, viper_state, init_vipercf, ROT0, "Konami", "Xtrial Racing (ver JAB)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2002, mfightc, kviper, viper, viper, viper_state, init_vipercf, ROT0, "Konami", "Mahjong Fight Club (ver JAD)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
GAME(2002, mfightcc, mfightc, viper, viper, viper_state, init_vipercf, ROT0, "Konami", "Mahjong Fight Club (ver JAC)", MACHINE_NOT_WORKING|MACHINE_NO_SOUND)
You can’t perform that action at this time.