


Math Example:



Given, Synaptic Weight: $W_{11}=2$, $W_{12}=1$, $W_{21}=-3$, $W_{22}=4$, $W_{31}=2$, $W_{32}=-5$

Input: $X_1=1$

$X_2=0$

Transfer Function: Hard limiter or step $\phi(n) = 1$ if $n \geq 0$
 $= 0$ otherwise

Output: $y=?$

Solution:

Calculating the weight sum in first hidden layer:

$$V_1 = W_{11} * X_1 + W_{12} * X_2 = 2 * 1 + 1 * 0 = 2$$

$$V_2 = W_{21} * X_1 + W_{22} * X_2 = -3 * 1 + 4 * 0 = -3$$

Applying transfer function:

$$Y_1 = \phi(2) = 1$$

$$Y_2 = \phi(-3) = 0$$

Hence, the input to the output layer (Node 3) is (1,0). Now, calculating the weighted sum of node 3:

$$V_3 = W_{31} * Y_1 + W_{32} * Y_2 = 2 * 1 + (-5) * 0 = 2$$

Applying transfer function: The output is

$$Y_3 = \phi(2) = 1$$

Problem 1: The input to single input neuron is 2.0, its weight is 2.3 and its bias is -3.

i) What is the net input to the transfer function? (Ans: 1.6)

ii) What is the neuron output for the following Transfer function:

i) Hardlimit (1.0) ii) Linear (1.6) iii) Long-sigmoid (0.8320)

$$\phi(x) = \frac{1}{1 + e^{-\alpha x}} \text{, here } \alpha = 1$$

Problem 2: Given a Two-input neuron with the following parameters: $b = 1.2$, Input $p = [-5 \ 6]^T$, Calculate the neuron output for the following transfer function.

$$W = \begin{bmatrix} 3 & 2 \end{bmatrix} \text{ and}$$

i) A symmetric hard limit transfer function. (Ans: -1)

ii) A saturating linear transfer function. (Ans: 0)

iii) A hyperbolic tangent sigmoid transfer function. (Ans: -0.9468)

➤ N.B. Try to solve using MATLAB.

Neural networks as directed graphs:

✓ Design of ANN for logical operation AND/OR/NOT.


■ Logical AND:

x_1	x_2	$y = x_1 \cdot x_2$
0	0	0
0	1	0
1	0	0
1	1	1

N.B.:-

Remember that

$$\text{bias input} = -1.5$$



$$\varphi(n) = \begin{cases} 1 & ; n \geq 0 \\ 0 & ; n < 0 \end{cases}$$

Now, input $x_1=0$ and $x_2=0$

$$n = 0 \times 1 + 0 \times 1 - 1.5 \times 1 = -1.5$$

$$\therefore \varphi(-1.5) = 0$$

input $x_1=0$ and $x_2=1$

$$n = 0 \times 1 + 1 \times 1 - 1.5 \times 1 = -0.5$$

$$\therefore \varphi(-0.5) = 0$$

input $x_1=1$ and $x_2=0$

$$n = 1 \times 1 + 0 \times 1 - 1.5 \times 1 = -0.5$$

$$\therefore \varphi(-0.5) = 0$$

Finally, input $x_1=1$ and $x_2=1$

$$n = 1 \times 1 + 1 \times 1 - 1.5 \times 1 = 0.5$$

$$\therefore \varphi(0.5) = 1$$


✓ That is, this neural Network satisfies the truth table of logic AND gate.

logical OR:

2

x_1	x_2	$y = x_1 \oplus x_2$
0	0	0
0	1	1
1	0	1
1	1	1

N.B. bias input = -0.5



$$\phi(n) = 1 ; n \geq 0 \\ = 0 ; n < 0$$

Now Input $x_1=0$ and $x_2=0$

$$n = 0 \times 1 + 0 \times 1 - 0.5 \times 1 = -0.5$$

$$\phi(-0.5) = 0$$

Input $x_1=0$ and $x_2=1$

$$n = 0 \times 1 + 1 \times 1 - 0.5 \times 1 = 0.5$$

$$\phi(0.5) = 1$$

Input $x_1=1$ and $x_2=0$

$$n = 1 \times 1 + 0 \times 1 - 0.5 \times 1 = 0.5$$

$$\phi(0.5) = 1$$

Finally, Input $x_1=1$ and $x_2=1$

$$n = 1 \times 1 + 1 \times 1 - 0.5 \times 1 = 1.5$$


$$\phi(1.5) = 1$$

It is found that the above artificial Neural Network satisfies the logical OR gate truth table.

Logical NOT:

x_1	$y = \bar{x}_1$
0	1
1	0

N.B. bias input = 0.5



$$\varphi(n) = 1 \quad ; \quad n \geq 0$$

$$= 0 \quad ; \quad n < 0$$

Input $x_1 = 0$.

$$n = 0 \times -1 + 1 \times 0.5 = +0.5$$

$$\varphi(+0.5) = 1$$

Input $x_1 = 1$


$$n = 1 \times -1 + 1 \times 0.5 = -0.5$$

$$\varphi(-0.5) = 0$$

Logical XOR:

a	b	\bar{a}	\bar{b}	$y_1 = \bar{a} \cdot b$	$y_2 = a \cdot \bar{b}$	$y = \bar{a} \cdot b + a \cdot \bar{b}$
0	0	1	1	0	0	0
0	1	1	0	1	0	1
1	0	0	1	0	1	1
1	1	0	0	0	0	0

Now, $y_1 = \bar{a} \cdot b$ and $y_2 = a \cdot \bar{b}$




N.B.


XOR and OR

get

bias input = -0.5



Finally, the ANN model will be:



N.B → (Calculation for XOR)

Question: Design ANN to perform the logical operation AND, OR, NOT and XOR.


Question: Design a ANN to perform the following logical operation
 1) AND 2) OR 3) NOT 4) XOR 5) NOR 6) NAND.

Copy the answer for
 ANN

✓ Logical NOR Gate:

x_1	x_2	y_1	$y = \overline{x_1 + x_2}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0


It is possible to design a NOR gate using OR and a NOT gate.



✓ Logical NAND gate:

x_1	x_2	y_1	$y = \overline{x_1 \cdot x_2}$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

It is possible to design a NAND gate using AND and a NOT gate.



Fig(a) - Logical NAND.