Data Mining

Chapter-3 (II)

IT-08050

14-12-07

Kawsar Ahmed.

Math Example:



Given, Synaptic Weight: W11=2, W12=1, W21=-3, W22=4, W31=2, W32=-5

Input: X1= 1

X2= 0

Transfer Function: Hard limiter or step $\varphi(n) = 1$ if $n>=0$

$= 0$ otherwise

Output: y=?

Solution:

Calculating the weight sum in first hidden layer:

V1= W11*X1 + W12*X2 = 2*1 + 1*0 = 2

V2= W21*X1 + W22*X2 = -3*1 + 4*0 = -3

Applying transfer function:

Y1 = φ(2) = 1

Y2 = φ(-3) = 0

Hence, the input to the output layer (Node 3) is (1,0). Now, calculating the weighted sum of node 3:

V3 = W31* Y1 + W32 * Y2 = 2*1 + (-5)*0 = 2

Applying transfer function: The output is

Y3 = φ(2) = 1

Problem1: The input to single input neuron is 2.0, its weight is 2.3 and its bias is -3.

i) What is the net input to the transfer function? (Ans: 1.6)

ii) What is the neuron output for the following Transfer function:

i) Hardlimit (1.0) ii) Linear (1.6) iii) Long-sigmoid (0.8320) $= \left[\frac{1}{1+e^{-n\alpha}}, \text{here } \alpha = 1 \right]$

Problem 2: Given a Two-input neuron with the following parameters: b= 1.2, W= [3 2] and Input p= [-5 6]', Calculate the neuron output for the following transfer function.

i) A symmetric hard limit transfer function. (Ans: -1)

ii) A saturating linear transfer function. (Ans: 0)

iii) A hyperbolic tangent sigmoid transfer function. (Ans: -0.9468)

⏭ N.B. Try to solve using MATLAB.

Neural networks as directed graphs:

Design of ANN for logical operation AND/OR/NOT.

Logical AND:

x_1	x_2	$y = x_1 . x_2$
0	0	0
0	1	0
1	0	0
1	1	1

N.B.:- Remember that bias input = −1.5



$$\varphi(n) = 1 \quad ; n \geq 0$$
$$= 0 \quad n < 0$$

Now, input $x_1 = 0$ and $x_2 = 0$

$$n = 0 \times 1 + 0 \times 1 - 1.5 \times 1 = -1.5 \quad \therefore \varphi(-1.5) = 0$$

input $x_1 = 0$ and $x_2 = 1$

$$n = 0 \times 1 + 1 \times 1 - 1.5 \times 1 = -0.5 \quad \therefore \varphi(-0.5) = 0$$

input $x_1 = 1$ and $x_2 = 0$

$$n = 1 \times 1 + 0 \times 1 - 1.5 \times 1 = -0.5 \quad \therefore \varphi(-0.5) = 0$$

Finally, input $x_1 = 1$ and $x_2 = 1$

$$n = 1 \times 1 + 1 \times 1 - 1.5 \times 1 = 0.5 \quad \therefore \varphi(0.5) = 1$$

That is, this neural Network satisfies the truth table of logic AND gate.

---

logical OR:

x_1	x_2	$y = x_1 \oplus x_2$
0	0	0
0	1	1
1	0	1
1	1	1

N.B. bias input = −0.5



$\Phi(n) = 1 \; ; \; n \geq 0$

$= 0 \; ; \; n < 0$

Now. Input $x_1 = 0$ and $x_2 = 0$

$n = 0 \times 1 + 0 \times 1 - 0.5 \times 1 = -0.5$ $\quad \Phi(-0.5) = 0$

Input $x_1 = 0$ and $x_2 = 1$

$n = 0 \times 1 + 1 \times 1 - 0.5 \times 1 = 0.5$ $\quad \Phi(0.5) = 1$

Input $x_1 = 1$ and $x_2 = 0$

$n = 1 \times 1 + 0 \times 1 - 0.5 \times 1 = 0.5$ $\quad \Phi(0.5) = 1$

Finally, Input $x_1 = 1$ and $x_2 = 1$

$n = 1 \times 1 + 1 \times 1 - 0.5 \times 1 = 1.5$ $\quad \Phi(1.5) = 1$

It is found that the above artificial Neural Network satifies the logical OR gate truth table.

—

Logical NOT:

x_1	$y = \bar{x}_1$
0	1
1	0

N.B bias input = 0.5



$\varphi(n) = 1 \quad ; \quad n \geq 0$

$= 0 \quad ; \quad n < 0$

Input $x_1 = 0$.

$n = 0 \times -1 + 1 \times 0.5 = +0.5$

$\varphi(+0.5) = 1$

Input $x_1 = 1$

$n = 1 \times -1 + 1 \times 0.5 = -0.5$

$\varphi(-0.5) = 0$

Logical XOR:

a	b	$\bar{a}$	$\bar{b}$	$y_1 = \bar{a}.b$	$y_2 = a.\bar{b}$	$y = \bar{a}.b + a.\bar{b}$
0	0	1	1	0	0	0
0	1	1	0	1	0	1
1	0	0	1	0	1	1
1	1	0	0	0	0	0

Now, $y_1 = \bar{a}.b$ and $y_2 = a.\bar{b}$



N.B XOR এর ক্ষেত্রে OR এর bias input = -0.5

$y = \bar{a}.b + a.\bar{b}$

$= y_1 + y_2$

That means simple OR circuit



Finally, the ANN model will be:



N.B → (Calculation ^XOR ...)

Question: Design ANN to perform the logical operation AND, OR, NOT and XOR.

Question: Design a ANN to perform the following logical operation.

① AND ② OR ③ NOT ④ XOR ⑤ NOR ⑥ NAND.

Logical NOR Gate:

x_1	x_2	y_1	$y = \overline{x_1 + x_2}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

It is possible to design a NOR gate using OR and a NOT gate.



Logical NAND gate:

x_1	x_2	y_1	$y = \overline{x_1 . x_2}$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

It is possible to design a NAND gate using AND and a NOT gate.



Fig(a) – Logical NAND