

19.4 Registers

This chapter includes the register layouts and bit descriptions for the submodules.

19.4.1 Time-Base Submodule Registers

19.4.1.1 Time-Base Period Register (TBPRD)

Figure 19-63. Time-Base Period Register (TBPRD) [offset = 0x8]

15	0
	TBPRD
	DAMO


LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19-22. Time-Base Period Register (TBPRD) Field Descriptions

Bits	Name	Value	Description			
15-0-	TBRRD	-00000	Thesa-bits_determina_the_period of the-time-base-counter_This-sets-the RWM frequency			
		F指导的。 (2) e 都的形式 的一个在一个都没有不可能的。 "不是我的说法,我们们还是我们的一个人们的,我们们们的一个人们的,我们们们们的一个人们的,我们们们们们们们的一个人们们的一个人们们的一个人们们们们们们们们们们们们们们				
			 If TBCTL[PRDLD] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the active register will be loaded from the shadow register when the time- base counter equals zero. 			
			 If TBCTL[PRDLD] = 1, then the shadow is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware. 			
			 The active and shadow registers share the same memory map address. 			

19.4.1.2 Time-Base Phase Register (TBPHS)

Figure 19-64. Time-Base Phase Register (TBPHS) [offset = 0x4]



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


Table 19-23. Time-Base Phase Register (TBPHS) Field Descriptions

Bits	Name	Value	Description
15-0	TBPHS	0000-FFFF	These bits set time-base counter phase of the selected ePWM relative to the time-base that is supplying the synchronization input signal.
			 If TBCTL[PHSEN] = 0, then the synchronization event is ignored and the time-base counter is not loaded with the phase.
			 If TBCTL[PHSEN] = 1, then the time-base counter (TBCTR) will be loaded with the phase (TBPHS) when a synchronization event occurs. The synchronization event can be initiated by the input synchronization signal (EPWMxSYNCI) or by a software forced synchronization.



19.4.1.3 Time-Base Counter Register (TBCTR)

Figure 19-65. Time-Base Counter Register (TBCTR) [offset = 0xA]



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19-24. Time-Base Counter Register (TBCTR) Field Descriptions

Bits	Name	Value	Description	
15-0	TBCTR	0000- FFFF	Reading these bits gives the current time-base counter value.	
			Writing to these bits sets the current time-base counter value. The update happens as soon as the write	
		100	- Particular (1977年) 第一回接 第二回接 Particular (1977年) Particular (1977年) Particular (1977年) 200年 (1977年) Particular (1977年) Parti	1 - 21 - 15 - 1 W

10/7601



19.4.1.4 Time-Base Control Register (TBCTL)

Figure 19-66. Time-Base Control Register (TBCTL) [offset = 0x2]

15	14	13	12		10	9	8
FREE,	SOFT	PHSDIR		CLKDIV		HSPC	LKDIV
R/W-0		R/W-0	R/W-0		R/W-0,0,1		0,0,1
7	6	5	4	3	2	1	0
HSPCLKDIV	SWFSYNC	SYNC	OSEL	PRDLD	PHSEN	CTRN	MODE
R/W-0,0,1	R/W-0	R/V	V-0	R/W-0	R/W-0	R/W	/-11

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19-25. Time-Base Control Register (TBCTL) Field Descriptions

Bit	Field	Value	Description		
15:14	FREE, SOFT		Emulation Mode Bits. These bits select the behavior of the ePWM time-base counter during emulation events:		
		00	Stop after the next time-base counter increment or decrement		
		01	Stop when counter completes a whole cycle:		
			Up-count mode: stop when the time-base counter = period (TBCTR = TBPRD)		
			Down-count mode: stop when the time-base counter = 0x0000 (TBCTR = 0x0000)		
			Up-down-count mode: stop when the time-base counter = 0x0000 (TBCTR = 0x0000)		
		1X	Free run		
13	PHSDIR		Phase Direction Bit.		
			This bit is only used when the time-base counter is configured in the up-down-count mode. The PHSDIR bit indicates the direction the time-base counter (TBCTR) will count after a synchroniz event occurs and a new phase value is loaded from the phase (TBPHS) register. This is irrespective of the direction of the counter before the synchronization event.		
			n the up-count and down-count modes this bit is ignored.		
		0	Count down after the synchronization event.		
		1	Count up after the synchronization event.		
12:10	CLKDIV		Time-base Clock Prescale Bits		
			These bits determine part of the time-base clock prescale value. TBCLK = VCLK4 / (HSPCLKDIV × CLKDIV)		
		000	/1 (default on reset)		
		001	/2		
		010	/4		
		011	/8		
		100	/16		
		101	/32		
		110	/64		
		111	/128		

www.ti.com

Registers

is (continued)

is used on the Event Manager

ed.

ed by SYNCOSEL = 00.

e EPWMxSYNCO signal.

TBCTR = CMPB)

hen the time-base counter,

ter. gister.

register.

hase register (TBPHS)
/MxSYNCI input signal occurs or or whose which cannot resurre

Table 19-25. Time-Base Control Register (TBCTL) Field Description

Bit	Field	Value	Description
9:7	HSPCLKDIV		High Speed Time-base Clock Prescale Bits
			These bits determine part of the time-base clock prescale value. TBCLK = VCLK4 / (HSPCLKDIV × CLKDIV)
			This divisor emulates the HSPCLK in the TMS320x281x system a (EV) peripheral.
		000	/n
		001	/2 (default on reset)
		010	/4
		011	/6
		100	/8
		101	/10
		110	/12
		111	/14
6	SWFSYNC		Software Forced Synchronization Pulse
		0	Writing a 0 has no effect and reads always return a 0.
		1	Writing a 1 forces a one-time synchronization pulse to be generat
			This event is ORed with the EPWMxSYNCI input of the ePWM m
			SWFSYNC is valid (operates) only when EPWMxSYNCI is select
5:4	SYNCOSEL		Synchronization Output Select. These bits select the source of the
		00	EPWMxSYNC:
		01	CTR = zero: Time-base counter equal to zero (TBCTR = 0x0000)
		10	CTR = CMPB : Time-base counter equal to counter-compare B (1
		11	Disable EPWMxSYNCO signal
3	PRDLD		Active Period Register Load From Shadow Register Select
		0	The period register (TBPRD) is loaded from its shadow register w TBCTR, is equal to zero.
			A write or read to the TBPRD register accesses the shadow regis
		1	Load the TBPRD register immediately without using a shadow reg
			A write or read to the TBPRD register directly accesses the active
2	PHSEN		Counter Register Load From Phase Register Enable
		0	Do not load the time-base counter (TBCTR) from the time-base p
		1	Load the time-base counter with the phase register when an EPW
			evarioscus:

1:D CTRMODE

Courter Mode

The time-base counter mode is normally configured once and if you change the mode of the counter, the change will take of current counter_value shall increment or decrement from the value of operation so tall.

- 00 Up-count mode
- Di Down-count-mode
- 10 Up-deam-count mode-
- Siop-fraces courier operation (detault on reset):

not changed during normal operation. test at the next IBCLK adgressed frecine heliose fre mode change.


SPALL515—October 2012 —Subart Dosamarhifer—Emericasi 788 – Fahenesel Pulse Width Modulator for Wild Madula

Christian & 27.2 1 com textuments in company to



19.4.1.5 Time-Base Status Register (TBSTS)

Figure 19-67. Time-Base Status Register (TBSTS) [offset = 0x0]



LEGEND: R/W = Read/Write; R = Read only; R/W1C = Read/Write 1 to clear; -n = value after reset

Table 19-26. Time-Base Status Register (TBSTS) Field Descriptions

Bit	Field	Value	Description
15:3	Reserved		Reserved
2	CTRMAX		Time-Base Counter Max Latched Status Bit
		0	Reading a 0 indicates the time-base counter never reached its maximum value. Writing a 0 will have no effect.
		1	Reading a 1 on this bit indicates that the time-base counter reached the max value 0xFFFF. Writing a 1 to this bit will clear the latched event.
1	SYNCI		Input Synchronization Latched Status Bit
		0	Writing a 0 will have no effect. Reading a 0 indicates no external synchronization event has occurred.
		1	Reading a 1 on this bit indicates that an external synchronization event has occurred (EPWMxSYNCI). Writing a 1 to this bit will clear the latched event.
0	CTRDIR		Time-Base Counter Direction Status Bit. At reset, the counter is frozen; therefore, this bit has no meaning. To make this bit meaningful, you must first set the appropriate mode via TBCTL[CTRMODE].
		0	Time-Base Counter is currently counting down.
		1	Time-Base Counter is currently counting up.



19.4.2 Counter-Compare Submodule Registers

19.4.2.1 Counter-Compare A Register (CMPA)

Figure 19-68. Counter-Compare A Register (CMPA) [offset = 0x10]

15 0 CMPA R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19-27. Counter-Compare A Register (CMPA) Field Descriptions

Bits	Name	Description
15-0	CMPA	The value in the active CMPA register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a "time-base counter equal to counter compare A" event. This event is sent to the action-qualifier where it is qualified and converted it into one or more actions. These actions can be applied to either the EPWMxA or the EPWMxB output depending on the configuration of the AQCTLA and AQCTLB registers. The actions that can be defined in the AQCTLA and AQCTLB registers include:
		Do nothing; the event is ignored.
		Clear: Pull the EPWMxA and/or EPWMxB signal low
		Set: Pull the EPWMxA and/or EPWMxB signal high
		Toggle the EPWMxA and/or EPWMxB signal
		Shadowing of this register is enabled and disabled by the CMPCTL[SHDWAMODE] bit. By default this register is shadowed.
		If CMPCTL[SHDWAMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL[LOADAMODE] bit field determines which event will load the active register from the shadow register.
		Before a write, the CMPCTL[SHDWAFULL] bit can be read to determine if the shadow register is currently full.
		 If CMPCTL[SHDWAMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware.
		In either mode, the active and shadow registers share the same memory map address.



19.4.2.2 Counter-Compare B Register (CMPB)

Figure 19-69. Counter-Compare B Register (CMPB) [offset = 0x16]

15 0 CMPB R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19-28. Counter-Compare B Register (CMPB) Field Descriptions

Bits	Name	Description
15-0	СМРВ	The value in the active CMPB register is continuously compared to the time-base counter (TBCTR). When the values are equal, the counter-compare module generates a "time-base counter equal to counter compare B" event. This event is sent to the action-qualifier where it is qualified and converted it into one or more actions. These actions can be applied to either the EPWMxA or the EPWMxB output depending on the configuration of the AQCTLA and AQCTLB registers. The actions that can be defined in the AQCTLA and AQCTLB registers include:
		Do nothing, event is ignored.
		Clear: Pull the EPWMxA and/or EPWMxB signal low
		Set: Pull the EPWMxA and/or EPWMxB signal high
		Toggle the EPWMxA and/or EPWMxB signal
		Shadowing of this register is enabled and disabled by the CMPCTL[SHDWBMODE] bit. By default this register is shadowed.
		If CMPCTL[SHDWBMODE] = 0, then the shadow is enabled and any write or read will automatically go to the shadow register. In this case, the CMPCTL[LOADBMODE] bit field determines which event will load the active register from the shadow register:
		Before a write, the CMPCTL[SHDWBFULL] bit can be read to determine if the shadow register is currently full.
		If CMPCTL[SHDWBMODE] = 1, then the shadow register is disabled and any write or read will go directly to the active register, that is the register actively controlling the hardware.
		In either mode, the active and shadow registers share the same memory map address.



19.4.2.3 Counter-Compare Control Register (CMPCTL)

Figure 19-70. Counter-Compare Control Register (CMPCTL) [offset = 0xC]

	15					10	9	8
			Res	erved			SHDWBFULL	SHDWAFULL
			F	₹-0			R-0	R-0
	7	6	5	4	3	2	1	0
	Reserved	SHDWBMODE	Reserved	SHDWAMODE	LOAD	BMODE	LOADA	AMODE
-	R-0	R/W-0	R-0	R/W-0	R/	W-0	RΛ	N-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19-29. Counter-Compare Control Register (CMPCTL) Field Descriptions

Bits	Name	Value	Description
15-10	Reserved		Reserved
9	SHDWBFULL		Counter-compare B (CMPB) Shadow Register Full Status Flag
			This bit self clears once a load-strobe occurs.
		0	CMPB shadow FIFO not full yet
		1	Indicates the CMPB shadow FIFO is full; a CPU write will overwrite current shadow value.
8	SHDWAFULL		Counter-compare A (CMPA) Shadow Register Full Status Flag
			The flag bit is set when a 32-bit write to CMPA:CMPAHR register or a 16-bit write to CMPA register is made. A 16-bit write to CMPAHR register will not affect the flag.
			This bit self clears once a load-strobe occurs.
		0	CMPA shadow FIFO not full yet
		1	Indicates the CMPA shadow FIFO is full, a CPU write will overwrite the current shadow value.
7	Reserved		Reserved
6	SHDWBMODE		Counter-compare B (CMPB) Register Operating Mode
		0	Shadow mode. Operates as a double buffer. All writes via the CPU access the shadow register.
		1	Immediate mode. Only the active compare B register is used. All writes and reads directly access the active register for immediate compare action.
5	Reserved		Reserved
4	SHDWAMODE		Counter-compare A (CMPA) Register Operating Mode
		0	Shadow mode. Operates as a double buffer. All writes via the CPU access the shadow register.
		1	Immediate mode. Only the active compare register is used. All writes and reads directly access the active register for immediate compare action
3-2	LOADBMODE		Active Counter-Compare B (CMPB) Load From Shadow Select Mode This bit has no effect in immediate mode (CMPCTL[SHDWBMODE] = 1).
		00	Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000)
		01	Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD)
		10	Load on either CTR = Zero or CTR = PRD
		11	Freeze (no loads possible)
1-0	LOADAMODE		Active Counter-Compare A (CMPA) Load From Shadow Select Mode. This bit has no effect in immediate mode (CMPCTL[SHDWAMODE] = 1).
		00	Load on CTR = Zero: Time-base counter equal to zero (TBCTR = 0x0000)
		01	Load on CTR = PRD: Time-base counter equal to period (TBCTR = TBPRD)
		10	Load on either CTR = Zero or CTR = PRD
		11	Freeze (no loads possible)



19.4.3 Action-Qualifier Submodule Registers

19.4.3.1 Action-Qualifier Output A Control Register (AQCTLA)

Figure 19-71. Action-Qualifier Output A Control Register (AQCTLA) [offset = 0x14]

15	5		12	11	10	9	8
	Rese	erved		CBD		CBU	
	R-0				V-0	R/W-0	
7	6	5	4	3	2	1	0
	CAD	CAU		PRD		ZRO	
·	R/W-0	R/	W-0	R/W-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19-30. Action-Qualifier Output A Control Register (AQCTLA) Field Descriptions

Bits	Name	Value	Description	
15-12	Reserved		erved	
11-10	CBD		Action when the time-base counter equals the active CMPB register and the counter is decrementing.	
		00	Do nothing (action disabled)	
		01	Clear: force EPWMxA output low.	
		10	Set: force EPWMxA output high.	
		11	Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.	
9-8	CBU		Action when the counter equals the active CMPB register and the counter is incrementing.	
		00	Do nothing (action disabled)	
		01	Clear: force EPWMxA output low.	
		10	Set: force EPWMxA output high.	
		11	Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.	
7-6	CAD		Action when the counter equals the active CMPA register and the counter is decrementing.	
		00	Do nothing (action disabled)	
		01	Clear: force EPWMxA output low.	
		10	Set: force EPWMxA output high.	
		11	Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.	
5-4	CAU		Action when the counter equals the active CMPA register and the counter is incrementing.	
		00	Do nothing (action disabled)	
		01	Clear: force EPWMxA output low.	
		10	Set: force EPWMxA output high.	
		551	TOGS KTILLDAN KAROLIGETI KW. GUIGGER GERT W. HARTATER FISH, KTO STWENDER WILLSTONE	
3-2	PRD:		Action when the counter equals the period.	
			Note: By definition, in count up-down mode when the counter equals period the direction is defined as 0 or counting down.	
		00	Do nothing (action disabled)	
		01	Clear: force EPWMxA output low.	
		10	Set: force EPWMxA output high.	
		11	Toggle EPWMxA output: low output signal will be forced high, and a high signal will be forced low.	
4.0	700		A P. A. C.	

wn mode when the counter equals $\boldsymbol{0}$ the direction is defined as 1 cr

ut signal will be forced high, and a high signal will be forced low.

Note: By definition, in count up-dc counting up.

OD Do nothing (action disabled)

OT Clear: force EPWMxA output low.

Set: force EPWMxA output high.

Toggle EPWMxA output: low outp

Enhanced Pulse Width Modulator (ePWM) Module

SPNU515-October 2012

xas Instruments Incorporated



19.4.3.2 Action-Qualifier Output B Control Register (AQCTLB)

Figure 19-72. Action-Qualifier Output B Control Register (AQCTLB) [offset = 0x1A]

15			12	11	10	9	8
	Rese	erved		CBD		CBU	
	R-0				V-0	R/W-0	
7	6	5	4	3	2	1	0
CA	CAD CAI			PRD		ZRO	
R/W	'-0	R/	W-0	RΛ	V-0	R/V	V-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


Table 19-31. Action-Qualifier Output B Control Register (AQCTLB) Field Descriptions

Bits	Name	Value	Description
15-12	Reserved		
11-10	CBD		Action when the counter equals the active CMPB register and the counter is decrementing.
		00	Do nothing (action disabled)
		01	Clear: force EPWMxB output low.
		10	Set: force EPWMxB output high.
		11	Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
9-8	CBU		Action when the counter equals the active CMPB register and the counter is incrementing.
		00	Do nothing (action disabled)
		01	Clear: force EPWMxB output low.
		10	Set: force EPWMxB output high.
		11	Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
7-6	CAD		Action when the counter equals the active CMPA register and the counter is decrementing.
		00	Do nothing (action disabled)
		01	Clear: force EPWMxB output low.
		10	Set: force EPWMxB output high.
		11	Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
5-4	CAU		Action when the counter equals the active CMPA register and the counter is incrementing.
		00	Do nothing (action disabled)
		01	Clear: force EPWMxB output low.
		10	Set: force EPWMxB output high.
		11	Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
3-2	PRD		Action when the counter equals the period.
			Note: By definition, in count up-down mode when the counter equals period the direction is defined as 0 or counting down.
		00	Do nothing (action disabled)
		01	Clear: force EPWMxB output low.
		10	Set: force EPWMxB output high.
		11	Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.
1-0	ZRO		Action when counter equals zero.
			Note: By definition, in count up-down mode when the counter equals 0 the direction is defined as 1 or counting up.
		00	Do nothing (action disabled)
		01	Clear: force EPWMxB output low.
		10	Set: force EPWMxB output high.
		11	Toggle EPWMxB output: low output signal will be forced high, and a high signal will be forced low.



19.4.3.3 Action-Qualifier Software Force Register (AQSFRC)

Figure 19-73. Action-Qualifier Software Force Register (AQSFRC) [offset = 0x18]



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19-32. Action-Qualifier Software Force Register (AQSFRC) Field Descriptions


Bit	Field	Value	Description	
15:8	Reserved			
7:6	RLDCSF		AQCSFRC Active Register Reload From Shadow Options	
		00	Load on event counter equals zero	
		01	Load on event counter equals period	
		10	Load on event counter equals zero or counter equals period	
		11	Load immediately (the active register is directly accessed by the CPU and is not loaded from the shadow register).	
5	OTSFB		One-Time Software Forced Event on Output B	
		0	Writing a 0 (zero) has no effect. Always reads back a 0	
			This bit is auto cleared once a write to this register is complete, i.e., a forced event is initiated.)	
			This is a one-shot forced event. It can be overridden by another subsequent event on output B.	
		1	Initiates a single s/w forced event	
4:3	ACTSFB		Action when One-Time Software Force B Is invoked	
		00	Does nothing (action disabled)	
		01	Clear (low)	
		10	Set (high)	
		11	Toggle (Low -> High, High -> Low)	
			Note: This action is not qualified by counter direction (CNT_dir)	
2	OTSFA		One-Time Software Forced Event on Output A	
		0	Writing a 0 (zero) has no effect. Always reads back a 0.	
			This bit is auto cleared once a write to this register is complete (i.e., a forced event is initiated).	
		1	Initiates a single software forced event	
1.0	ACTSEA		Antion When One Jime Software Forces & Josephador va 19970	

00 Does nothing (action disabled)
01 Clear (low)
10 Set (high)
11 Toggle (Low → High, High → Low)
Note: This action is not qualified by counter direction (CNT_dir)



19.4.3.4 Action-Qualifier Continuous Force Register (AQCSFRC)

Figure 19-74. Action-Qualifier Continuous Software Force Register (AQCSFRC) [offset = 0x1E]



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19-33. Action-qualifier Continuous Software Force Register (AQCSFRC) Field Descriptions


Bits	Name	Value	Description	
15-4	Reserved		erved	
3-2	CSFB		Continuous Software Force on Output B	
			In immediate mode, a continuous force takes effect on the next TBCLK edge.	
			In shadow mode, a continuous force takes effect on the next TBCLK edge after a shadow load into the active register. To configure shadow mode, use AQSFRC[RLDCSF].	
		00	Forcing disabled, i.e., has no effect	
		01	Forces a continuous low on output B	
		10	Forces a continuous high on output B	
		11	Software forcing is disabled and has no effect	
1-0	CSFA		Continuous Software Force on Output A	
			In immediate mode, a continuous force takes effect on the next TBCLK edge.	
			In shadow mode, a continuous force takes effect on the next TBCLK edge after a shadow load into the active register.	
		00	Forcing disabled, i.e., has no effect	
		01	Forces a continuous low on output A	
		10	Forces a continuous high on output A	
		11	Software forcing is disabled and has no effect	



19.4.4 Dead-Band Submodule Registers

19.4.4.1 Dead-Band Generator Control Register (DBCTL)

Figure 19-75. Dead-Band Generator Control Register (DBCTL) [offset = 0x1C]



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19-34. Dead-Band Generator Control Register (DBCTL) Field Descriptions

Bits	Name	Value	Description		
15	HALFCYCLE		Half Cycle Clocking Enable Bit:		
		0	Full cycle clocking enabled. The dead-band counters are clocked at the TBCLK rate.		
		1	Half cycle clocking enabled. The dead-band counters are clocked at TBCLK*2.		
14-6	Reserved		eserved		
5-4	IN_MODE		Dead Band Input Mode Control		
			Bit 5 controls the S5 switch and bit 4 controls the S4 switch shown in Figure 19-28.		
			This allows you to select the input source to the falling-edge and rising-edge delay.		
			To produce classical dead-band waveforms the default is EPWMxA In is the source for both falling and rising-edge delays.		
		00	EPWMxA In (from the action-qualifier) is the source for both falling-edge and rising-edge delay.		
		01	EPWMxB In (from the action-qualifier) is the source for rising-edge delayed signal.		
			EPWMxA In (from the action-qualifier) is the source for falling-edge delayed signal.		
		10	EPWMxA In (from the action-qualifier) is the source for rising-edge delayed signal.		
			EPWMxB In (from the action-qualifier) is the source for falling-edge delayed signal.		
		11	EPWMxB In (from the action-qualifier) is the source for both rising-edge delay and falling-edge delayed signal.		
3-2	POLSEL		Polarity Select Control		
			Bit 3 controls the S3 switch and bit 2 controls the S2 switch shown in Figure 19-28.		
			This allows you to selectively invert one of the delayed signals before it is sent out of the dead-band submodule.		
			The following descriptions correspond to classical upper/lower switch control as found in one leg of a digital motor control inverter.		
			These assume that DBCTL[OUT_MODE] = 1,1 and DBCTL[IN_MODE] = 0,0. Other enhanced modes are also possible, but not regarded as typical usage modes.		
		00	Active high (AH) mode. Neither EPWMxA nor EPWMxB is inverted (default).		
		01	Active low complementary (ALC) mode. EPWMxA is inverted.		
		10	Active high complementary (AHC). EPWMxB is inverted.		
		11	Active low (AL) mode. Both EPWMxA and EPWMxB are inverted.		



Table 19-34. Dead-Band Generator Control Register (DBCTL) Field Descriptions (continued)

Bifa	kamo	Walue-	Lienzeuripptienn
1-0 OUT_MODE			Basel-band Gulputi idada Chariral
			Stil contest ing it leviled and this contest and the contest and the contest in t
			This allows you to ealeringly ancide or bypose the deed-band generation for the folling-edge and taking-independent.
			desakband gararaten ta tepasasakbar bahkeuput atgasis. In this mode, bahk the EPWWisA and ' #PWWatbouteutsignalatern the extenspolitetiare pasasi dirediy dathat PWWL-desper atematuks
			In this made, the FOLSEL and IN_MODE this have no offect.
		04	Obsisie rang edge deley. The EPWidok algosi from the editor-quelitier is passed areight innough to the EPWidok logal of the Picki-chapper automodule.
I.			The falling edge delayed eignel is each on embal E.PWWsi. The input eignel for the delay is eastermined by 0.301 U.M., MODEL,
1億・		100	The daing-adge dalayed atgred to-eason countinud EPAWASA. The topul atgred for the-dalay is adamned by 0.3Ch uj d_0.020mi,
			Otsaisis talling-edge deley. The EPWida signal from the editor-qualities to passed simight fraught to the EPWida tripul of the 1994s-chapper automobile.
		11	Descripend to ruly postured for both rising-edge delay on output. EPANGEA, and falling-edge delay on output. EPANGEA. The input along the delay is delay to delay the Description (by DESCRIPT) is blottlef.



19.4.4.2 Dead-Band Generator Rising Edge Delay Register (DBRED)

Figure 19-76. Dead-Band Generator Rising Edge Delay Register (DBRED) [offset = 0x22]

15		10	9	8
	Reserved		DE	L
	R-0		R/V	V-0
7				0
	DEL			
	DAM 0			


LEGEND: R/W = Read/Wrife; R = Read only; -n = value after_reset

Table 19-35. Dead-Band Generator Rising Edge Delay Register (DBRED) Field Descriptions

Bits	Name	Value	Description		
15-10 Reserved R			Reserved		
9-0 DEL Rising Edge Delay Count. 10-bit counter.		Rising Edge Delay Count. 10-bit counter.			

19.4.4.3 Dead-Band Generator Falling Edge Delay Register (DBFED)

Figure 19-77. Dead-Band Generator Falling Edge Delay Register (DBFED) [offset = 0x20]



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19-36. Dead-Band Generator Falling Edge Delay Register (DBFED) Field Descriptions

	Bits	Name	Description		
Г	15-10 Reserved		Reserved		
9-0 DEL Falling Edge Delay Count. 10-bit counter		DEL	Falling Edge Delay Count. 10-bit counter		



19.4.8 Event-Trigger Submodule Registers

19.4.8.1 Event-Trigger Selection Register (ETSEL)

Figure 19-96. Event-Trigger Selection Register (ETSEL) [offset = 0x30]

15	14	12	11	10		8
SOCBEN	SOCBSEL		SOCAEN		SOCASEL	
R/W-0	R/W-0		R/W-0		R/W-0	
7		4	3	2		0
	Reserved		INTEN		INTSEL	
	R-0		R/W-0		R/W-0	

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19-55. Event-Trigger Selection Register (ETSEL) Field Descriptions

Bits	Name	Value	Description
15	SOCBEN		Enable the ADC Start of Conversion B (EPWMxSOCB) Pulse
		0	Disable EPWMxSOCB.
		1	Enable EPWMxSOCB pulse.
14-12	SOCBSEL		EPWMxSOCB Selection Options
			These bits determine when a EPWMxSOCB pulse will be generated.
		000	Enable DCBEVT1.soc event
		001	Enable event time-base counter equal to zero. (TBCTR = 0x0000)
		010	Enable event time-base counter equal to period (TBCTR = TBPRD)
		011	Enable event time-base counter equal to zero or period (TBCTR = 0x0000 or TBCTR = TBPRD). This mode is useful in up-down count mode.
		100	Enable event time-base counter equal to CMPA when the timer is incrementing.
		101	Enable event time-base counter equal to CMPA when the timer is decrementing.
		110	Enable event: time-base counter equal to CMPB when the timer is incrementing.
		111	Enable event: time-base counter equal to CMPB when the timer is decrementing.
11	SOCAEN		Enable the ADC Start of Conversion A (EPWMxSOCA) Pulse
		0	Disable EPWMxSOCA.
		1	Enable EPWMxSOCA pulse.
10-8	SOCASEL		EDWMySOCA Selection Options

	1	110		II .	man to the control of
mia databasiteta pulla at li 3s generates					ीर एक्ट केटेंट संबद्धारण सद कराब
:01				500	FosbladXbrFk#T0.spc en
ounterequal texase. (TBC/TE ==0.00000)				094	Enable-overaltimatics.co
contenequal to period (TBCTR = 1B7RD)				010	Enable everiatime-base o
ourtes equal to-zero esperiod (FBCTR = 0x0000-or TBCTR = TSPR9) - down court/made.				011	Eneble everifilme-base o This recobils useful in up-
ounter equal to CMPA when the timer is incrementing.				109.	Enable evani-time-basa e
punter equal to CMPA:when the timer is decrementing:				101	Enableteveniktime-base.o
ounterequal to GMP3 when the time distincrementing.				1136	Enable_evente time_basez
eunter-equality/GMP3 when the time via decrementing				111.	Ecable-event time-knoem
]	7-4	Reserved		Reserved
PWM3E(TX)Example and present the second seco		3-	INTEN		Enable-ePW:VI Interrupt (£
eration —				0	Disable EPWMx_INT gen
eration				1	Enable EPWMx_INT gene



Table 19-55. Event-Trigger Selection Register (ETSEL) Field Descriptions (continued)

Bits	Name	Value	Description
2-0	INTSEL		ePWM Interrupt (EPWMx_INT) Selection Options
		000	Reserved
		001	Enable event time-base counter equal to zero. (TBCTR = 0x0000)
		010	Enable event time-base counter equal to period (TBCTR = TBPRD)
		011	Enable event time-base counter equal to zero or period (TBCTR = 0x0000 or TBCTR = TBPRD). This mode is useful in up-down count mode.
		100	Enable event time-base counter equal to CMPA when the timer is incrementing.
		101	Enable event time-base counter equal to CMPA when the timer is decrementing.
		110	Enable event: time-base counter equal to CMPB when the timer is incrementing.
		111	Enable event: time-base counter equal to CMPB when the timer is decrementing.



19.4.8.2 Event-Trigger Prescale Register (ETPS)

Figure 19-97. Event-Trigger Prescale Register (ETPS) [offset = 0x36]

15	14	13	12	11	10	9	8
SOCE	BCNT	SOCBPRD		SOC	ACNT	SOCAPRD	
R	-0	R/	W-0	R	-0	R/\	V-0
7			4	3	2	1	0
	Rese	erved		INT	CNT	INT	PRD
	R	-0		R	-0	RΛ	V-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19-56. Event-Trigger Prescale Register (ETPS) Field Descriptions

Bits	Name		Description
15-14	SOCBCNT		ePWM ADC Start-of-Conversion B Event (EPWMxSOCB) Counter Register
			These bits indicate how many selected ETSEL[SOCBSEL] events have occurred:
		00	No events have occurred.
		01	1 event has occurred.
		10	2 events have occurred.
		11	3 events have occurred.
13-12	SOCBPRD		ePWM ADC Start-of-Conversion B Event (EPWMxSOCB) Period Select
			These bits determine how many selected ETSEL[SOCBSEL] events need to occur before an EPWMxSOCB pulse is generated. To be generated, the pulse must be enabled (ETSEL[SOCBEN] = 1). The SOCB pulse will be generated even if the status flag is set from a previous start of conversion (ETFLG[SOCB] = 1). Once the SOCB pulse is generated, the ETPS[SOCBCNT] bits will automatically be cleared.
		00	Disable the SOCB event counter. No EPWMxSOCB pulse will be generated
		01	Generate the EPWMxSOCB pulse on the first event: ETPS[SOCBCNT] = 0,1
		10	Generate the EPWMxSOCB pulse on the second event: ETPS[SOCBCNT] = 1,0
		11	Generate the EPWMxSOCB pulse on the third event: ETPS[SOCBCNT] = 1,1
11-10	SOCACNT		ePWM ADC Start-of-Conversion A Event (EPWMxSOCA) Counter Register
			These bits indicate how many selected ETSEL[SOCASEL] events have occurred:
		00	No events have occurred.
		01	1 event has occurred.
		10	2 events have occurred.
		11	3 events have occurred.
9-8	SOCAPRD		ePWM ADC Start-of-Conversion A Event (EPWMxSOCA) Period Select
I	1	I	




Table 19-56. Event-Trigger Prescale Register (ETPS) Field Descriptions (continued)

Bits	Name		Description
3-2	INTCNT		ePWM Interrupt Event (EPWMx_INT) Counter Register
			These bits indicate how many selected ETSEL[INTSEL] events have occurred. These bits are automatically cleared when an interrupt pulse is generated. If interrupts are disabled, ETSEL[INT] = 0 or the interrupt flag is set, ETFLG[INT] = 1, the counter will stop counting events when it reaches the period value ETPS[INTCNT] = ETPS[INTPRD].
		00	No events have occurred.
	I	0.1.	1 event has secured.
		·	Zeveras responses designed.
		'í	3 events Titas occurred.
1-0:	INTERO-	-	ePWMIIntecrupt (EPLMWIENT) Period/Serect
			These bits determine how many selected ETSEL[INTS EL] events need to occur before an interrupt is generated. To be generated, the interrupt must be enabled (ETSEL[INT] = 1). If the interrupt status flag is set from a previous interrupt (ETFLG[INT] = 1) from no interrupt will be generated until the flag is cleared via the ETCLR[INT] bit. This allows for one interrupt to be pending while another is still being serviced. Once the interrupt is generated, the ETPS[INTCNT] bits will automatically be cleared.
			Writing a INTPRD value that is the same as the current counter value will trigger an interrupt if it is enabled and the status flag is clear.
			Writing a INTPRD value that is less than the current counter value will result in an undefined state.
			If a counter event occurs at the same instant as a new zero or non-zero INTPRD value is written, the counter is incremented.
		00	Disable the interrupt event counter. No interrupt will be generated and ETFRC[INT] is ignored.
		01	Generate an Interrupt on the first event INTCNT = 01 (first event)
		10	Generate interrupt on ETPS[INTCNT] = 1,0 (second event)
		11	Generate interrupt on ETPS[INTCNT] = 1,1 (third event)



19.4.8.3 Event-Trigger Flag Register (ETFLG)

Figure 19-98. Event-Trigger Flag Register (ETFLG) [offset = 0x34]



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


Table 19-57. Event-Trigger Flag Register (ETFLG) Field Descriptions

Bits	Name	Value	Description
15-4	Reserved		Reserved
3	SOCB		Latched ePWM ADC Start-of-Conversion B (EPWMxSOCB) Status Flag
		0	Indicates no EPWMxSOCB event occurred
		1	Indicates that a start of conversion pulse was generated on EPWMxSOCB. The EPWMxSOCB output will continue to be generated even if the flag bit is set.
2	SOCA		Latched ePWM ADC Start-of-Conversion A (EPWMxSOCA) Status Flag
			Unlike the ETFLG[INT] flag, the EPWMxSOCA output will continue to pulse even if the flag bit is set.
		0	Indicates no event occurred
		1	Indicates that a start of conversion pulse was generated on EPWMxSOCA. The EPWMxSOCA output will continue to be generated even if the flag bit is set.
1	Reserved		Reserved
0	INT		Latched ePWM Interrupt (EPWMx_INT) Status Flag
		0	Indicates no event occurred
		1	Indicates that an ePWMx interrupt (EWPMx_INT) was generated. No further interrupts will be generated until the flag bit is cleared. Up to one interrupt can be pending while the ETFLG[INT] bit is still set. If an interrupt is pending, it will not be generated until after the ETFLG[INT] bit is cleared. Refer to Figure 19-41.



19.4.8.4 Event-Trigger Clear Register (ETCLR)

Figure 19-99. Event-Trigger Clear Register (ETCLR) [offset = 0x3A]



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


Table 19-58. Event-Trigger Clear Register (ETCLR) Field Descriptions

Bits	Name	Value	Description
15-4	Reserved		Reserved
3	SOCB		ePWM ADC Start-of-Conversion B (EPWMxSOCB) Flag Clear Bit
		0	Writing a 0 has no effect. Always reads back a 0
		1	Clears the ETFLG[SOCB] flag bit
2	SOCA		ePWM ADC Start-of-Conversion A (EPWMxSOCA) Flag Clear Bit
		0	Writing a 0 has no effect. Always reads back a 0
		1	Clears the ETFLG[SOCA] flag bit
1	Reserved		Reserved
0	INIT		aDWM Interrupt (EDWMy INT) Flog Clear Rit



19.4.8.5 Event-Trigger Force Register (ETFRC)

Figure 19-100. Event-Trigger Force Register (ETFRC) [offset = 0x38]



LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19-59. Event-Trigger Force Register (ETFRC) Field Descriptions

Bits	Name	Value	Description
15-4	Reserved		Reserved
3	SOCB		SOCB Force Bit. The SOCB pulse will only be generated if the event is enabled in the ETSEL register. The ETFLG[SOCB] flag bit will be set regardless.
		0	Has no effect. Always reads back a 0.
		1	Generates a pulse on EPWMxSOCB and sets the SOCBFLG bit. This bit is used for test purposes.
2	SOCA		SOCA Force Bit. The SOCA pulse will only be generated if the event is enabled in the ETSEL register. The ETFLG[SOCA] flag bit will be set regardless.
		0	Writing 0 to this bit will be ignored. Always reads back a 0.
		1	Generates a pulse on EPWMxSOCA and set the SOCAFLG bit. This bit is used for test purposes.
1	Reserved	0	Reserved
0	INT		INT Force Bit. The interrupt will only be generated if the event is enabled in the ETSEL register. The INT flag bit will be set regardless.
		0	Writing 0 to this bit will be ignored. Always reads back a 0.
		1	Generates an interrupt on EPWMxINT and set the INT flag bit. This bit is used for test purposes.