


## Summary

**Total Test Objects:** 2  
**Successful:** 1  
**Failed:** 1  
**Not Executed:** 0  
**Date:** 2018-05-18  
**Time:** 17:56:44+0530

## Overall Test Object Results (including Coverage)




## Selected Project Items

Test Object "UnitTest/LoaMgr/LoaMgr\_Init1"  
 Test Object "UnitTest/LoaMgr/LoaMgr\_Per1"

## Used Test Environments


GNU GCC Eclipse CDT (Default)

## Test Case Results for Each Test Object (without Coverage)




The table above shows each test object on the x axis and the number of test cases of the respective test object on the y axis. Each bar is divided into passed, not executed and failed test cases. The test case results do not take into account any coverage result (i.e. if all test cases of a test object are passed in this table but the coverage is failed, the overall test object result will be failed).

## Statement (C0) Coverage: Total Statements for Each Test Object




The table above shows each test object on the x axis and the number of statements of the respective test object on the y axis. Each bar is divided into reached statements (i.e. statements that have been executed during the test) and unreached statements.

### Branch (C1) Coverage: Total Branches for Each Test Object



The table above shows each test object on the x axis and the number of branches of the respective test object on the y axis. Each bar is divided into reached branches (i.e. branches that have been executed during the test) and unreached branches.


### Decision Coverage: Total Decision Outcomes for Each Test Object



The table above shows test objects on the x axis and the number of possible outcomes of all decisions of the respective test object on the y axis. To achieve full DC coverage, each decision must evaluate to both true and false.

Each bar is divided into reached and unreached decision outcomes.

### MC/DC Coverage: Total Condition Combinations for Each Test Object



The table above shows test objects on the x axis and the number of condition combinations of all decisions of the respective test object on the y axis. The number of condition combinations is based on the number of boolean conditions within each decision of the test object. To achieve full MC/DC coverage, each decision requires all contained atomic conditions to evaluate to both true and false independently of all other conditions. The cumulated number of rows within such tables of condition combinations is what is displayed in this table.

Each bar is divided into reached condition combinations (i.e. combinations of boolean condition values that have been executed during the test) and unreached condition combinations.

## TEST OVERVIEW REPORT

2018-05-18, 17:56:44+0530

Project SF049A\_LoaMg



### Test Object List

The following table lists all test objects with their test case and coverage results. The cumulated results for modules, folders and test collections are also displayed, the indentation within the name column indicates the parent relationship of the elements.

Please note that only test objects are numbered within the first column. This number is referenced on the x axis within the overview charts for test case and coverage results available on previous pages (if included into the report).

No.	Name	C0	C1	DC	MC/DC	Test Cases	Result
	SF049A_LoaMg	100 %	100 %	100 %	100 %	5 of 6 failed	✖
	UnitTest	100 %	100 %	100 %	100 %	5 of 6 failed	✖
	LoaMgr	100 %	100 %	100 %	100 %	5 of 6 failed	✖
1	<a href="#">LoaMgr_Init1</a>	100 %	100 %	-	-	1 of 1 passed	✔
2	<a href="#">LoaMgr_Per1</a>	100 %	100 %	100 %	100 %	5 of 5 failed	✖

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1




Project	SF049A_LoaMg
Module	LoaMgr
Test Object	LoaMgr_Per1

## Instrumentation: Test Object Only

Statement (C0) Coverage	100 %
Decision Coverage	100 %
Branch (C1) Coverage	100 %
MC/DC Coverage	100 %

## Statistics

Total Testcases	5
Successful	0
Failed	5 
Not Executed	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Module Properties

Project Root Directory	D:\Synergy_Work_Area\LoaMgr_SF049A_4.3.0_0_NoUTP
Configuration File	D:\Synergy_Work_Area\LoaMgr_SF049A_4.3.0_0_NoUTP\tessy\config\configuration.xml
Target Environment	GNU GCC Eclipse CDT (Default)
Kind of Test	Unit Test
Linker Options	
Source File(s)	
File	\$(PROJECTROOT)\LoaMgr\src\Ap_LoaMgr.c
Compiler Options	-D_DATA_ACCESS= -Dconst= -I\$(PROJECTROOT)\LoaMgr\tools\contract -I\$(PROJECTROOT)\LoaMgr\tools\contract\Ap_LoaMgr -I\$(PROJECTROOT)\NxtLib\include -I\$(PROJECTROOT)\StdDef\include -I\$(ProgramW6432)\Texas Instruments\ccsv4\tools\compiler\tms470_4.9.5\include

## Comments/Description/Specification

Name	Text
Module 'LoaMgr'	<p>*****Unit Test Information*****</p> <p>Name of Tester:Pradnya Mhetre Code File(s) Under Test:Ap_LoaMgr.c Code File(s) Version:11 Module Design Version:9 Requirement Document Version:NA Data Dictionary Version:8 Unit Test Plan Version:5 Optimization Level:Ogeneral Compiler (CodeGen) Version:TMS470_4.9.5 Model Type:None Model Version:Nexteer EPS Unit Test Tool 1.0 Total FLASH Used (Bytes):2244 Total RAM Used (Bytes):27 Total CALS Used (Bytes):76 Special Test Requirements:NA Test Date:5/18/2018 Comments: Note1:Inline functions defined in 'globalmacro.h' are not unit tested. Note2:The Expected output calculated from MATLAB model. Note3:Local functions ""LatchInputs()"" ""RqstRespConds()"" ""ArbResp()"" ""AssignScale()"" ""RqstHwTqResp()"" ""ChooseFinalResp()"" and ""SwBasMtgtn()"" are not tested individually as they are tested in "LoaMgr_Per1" function. Please refer snapshot "LoaMgr_Per1_Coverage" for the same. Note4:In CSV_9 and CSV_10,value for boolean variable ""DiagcStslvtr1Inactv"" given in "Simdata" is in float. Hence input values for "DiagcStslvtr1Inactv" are captured from Matlab design and given in Tessy for those test steps. Note5: Out of range value is given to the variable ""HwTqldptSig_Cnt_u08=5"" over the DD range {0,4}, to cover the path at src line no.908 in TS5.1 Note6: Out of range value is given to the variable ""MtrPosldptSig_Cnt_u08=4"" over the DD range {0,3}, to cover the path at src line no.918 in TS5.2 Note7: Out of range value is given to the variable ""MotCurridptSig_Cnt_u08=3"" over the DD range {0,2}, to cover the path at src line no.928 in TS5.3 Note8:Output variable "LoaMgr_AgSV_Cnt_M_lgc" is failing because of Source Model Mismatch at src line no.1503 Anomaly EA3#20083 is logged for the same. Note9:Parameter of "Rte_Call_NxtrDiagMgr_SetNTCStatus" "Param_Cnt_T_u08" is failing because of Source Model Mismatch. Anomaly EA3#20083 is logged for the same. Note10:Output variable "LoaMgr_VltgMdSrcSV_Cnt_M_u08" is going out of range as [0 3] over DD range [0 1] in PRM test vector TS4.103 Anomaly EA3#20083 is logged for the same. Note11: ""CBD_Sandbox_dbg.map"" map file is embedded for reference. *****</p>

## Attributes

Name	Value
Compiler Install Path	\$(ProgramW6432)\Texas Instruments\ccsv4\tools\compiler\tms470_4.9.5\include
Float Precision	9

## Test Case 1: Metric Test

Specification	Performance Metrics (With "None" Instrumentation and WithPS Environment) CPU Cycles:  TS1.1 2849.00 Cycles TS1.2 5486.00 Cycles
Description	Vector Description:  TS1.1Shortest Execution Path if(LoaMgr_LOAST_State_M_enum == LOAST_RPDSHTDWNREQD)=>T if(LoaScaDi_Cnt_T_lgc == TRUE)=>T (LoaMgr_LoaRateLimit_UlspS_M_f32>=500.0f)=>T (LoaMgr_LoaScaleFctr_Uls_M_f32>=1)=>T if((HwTqResp_Cnt_T_u08 == D_LOASTSWMTGTN_CNT_U08)=>F  (LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc == TRUE)=>F) if((MotAgResp_Cnt_T_u08 == D_LOASTSWMTGTN_CNT_U08)=>F  (LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc == TRUE)=>T) if((MotCurrResp_Cnt_T_u08 == D_LOASTSWMTGTN_CNT_U08)=>F  (LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_lgc == TRUE)=>F) if((lvtrResp_Cnt_T_u08 == D_LOASTSWMTGTN_CNT_U08)=>F  (LoaMgr_lvtrLoaMtgtnEn_Cnt_M_lgc == TRUE)=>F) if (LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc == TRUE)=>T if ((MtgtnCount_Cnt_T_u08 <= 1u))=>T if(LoaMgr_LOAST_State_M_enum == LOAST_NORM)=>F else if(LoaMgr_LOAST_State_M_enum == LOAST_REDCD)=>F else if(LoaMgr_LOAST_State_M_enum == LOAST_SWBASDMTGTN)=>F else if(LoaMgr_LOAST_State_M_enum == LOAST_FADEOUT)=>F else if(LoaMgr_LOAST_State_M_enum == LOAST_CTRLDSHTDWNREQD)=>F if (lvtrInactv_Cnt_T_lgl == TRUE)=>F Max_m(MultiMtgtnResp_Cnt_T_u08,Max_m(HwTqResp_Cnt_T_u08,Max_m(MotAgResp_Cnt_T_u08,Max_m(MotCurrResp_Cnt_T_u08,lvtrResp_Cnt_T_u08))))=>F switch (LoaMgr_MaxMtgtnResp_Cnt_M_u08)=>Default if (HwTqldptSig_Cnt_T_u08 > D_MAXHWTQIDPTSIGALLWD_CNT_U08)=>F if (MtrPosldptSig_Cnt_T_u08 > D_MAXMOTPOSIDPTSIGALLWD_CNT_U08)=>F if (MotCurldptSig_Cnt_T_u08 > D_MAXMOTCURRIDPTSIGALLWD_CNT_U08)=>F Min_m(RngLimdHwTqldptSig_Cnt_T_u08,LoaMgr_HwTqldptSigSV_Cnt_M_u08)=>F Min_m(RngLimdMtrPosldptSig_Cnt_T_u08,LoaMgr_MotAgldptSigSV_Cnt_M_u08)=>F Min_m(RngLimdMtrCurldptSig_Cnt_T_u08,LoaMgr_MotCurldptSigSV_Cnt_M_u08)=>F Min_m(lvtrldptSig_Cnt_T_u08,LoaMgr_lvtrldptSigSV_Cnt_M_u08)=>F switch (HwTqldptMin_Cnt_T_u08):Default=>if ((LoaMgr_TloaAvail_Cnt_M_lgc == TRUE)=F&& (LoaMgr_TloaDi_Cnt_M_lgc == FALSE))=>F if (SteerMod_Cnt_T_enum == STEERMOD_FULLYATNMS)=>T switch (MtrPosldptMin_Cnt_T_u08):Default=>if (SmpAvail_Cnt_T_lgc == TRUE)=>F switch (MtrCurldptMin_Cnt_T_u08):case1 switch (lvtrldptMin_Cnt_T_u08):case2 Max_m(LoaMgr_MotAgRespSV_Cnt_M_u08,MotAgResp_Cnt_T_u08)=>T Max_m(LoaMgr_MotCurrRespSV_Cnt_M_u08,MotCurrResp_Cnt_T_u08)=>T Max_m(LoaMgr_lvtrRespSV_Cnt_M_u08,lvtrResp_Cnt_T_u08)=>T  TS1.2 Largest Execution Path  if(LoaMgr_LOAST_State_M_enum == LOAST_RPDSHTDWNREQD)=>F else if(LoaMgr_LOAST_State_M_enum == LOAST_CTRLDSHTDWNREQD)=>F if(MtrPosldptSig_Cnt_T_u08 <= k_LoaMgr_MotAgldptSigFltThd_Cnt_u08)=>T if(MotCurldptSig_Cnt_T_u08 <= k_LoaMgr_MotCurldptSigFltThd_Cnt_u08)=>T (LoaMgr_LoaRateLimit_UlspS_M_f32>=500.0f)=>F (LoaMgr_LoaScaleFctr_Uls_M_f32>=1)=>F if ((HwTqResp_Cnt_T_u08 == D_LOASTSWMTGTN_CNT_U08)=>F  (LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc == TRUE)=>F)=>F if ((MotAgResp_Cnt_T_u08 == D_LOASTSWMTGTN_CNT_U08)=>F  (LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc == TRUE)=>F)=>F if ((MotCurrResp_Cnt_T_u08 == D_LOASTSWMTGTN_CNT_U08)=>F  (LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_lgc == TRUE)=>F)=>F if ((lvtrResp_Cnt_T_u08 == D_LOASTSWMTGTN_CNT_U08)=>F  (LoaMgr_lvtrLoaMtgtnEn_Cnt_M_lgc == TRUE)=>F)=>F if ((MtgtnCount_Cnt_T_u08 <= 1u))=>T if(LoaMgr_LOAST_State_M_enum == LOAST_NORM)=>F else if(LoaMgr_LOAST_State_M_enum == LOAST_REDCD)=>T else if(LoaMgr_LOAST_State_M_enum == LOAST_REDCD)=>F if (lvtrInactv_Cnt_T_lgl == TRUE)=>F Max_m(MultiMtgtnResp_Cnt_T_u08,Max_m(HwTqResp_Cnt_T_u08,Max_m(MotAgResp_Cnt_T_u08,Max_m(MotCurrResp_Cnt_T_u08,lvtrResp_Cnt_T_u08))))=>F switch(LoaMgr_MaxMtgtnResp_Cnt_M_u08):case1 if (HwTqldptSig_Cnt_T_u08 > D_MAXHWTQIDPTSIGALLWD_CNT_U08)=>F if (MtrPosldptSig_Cnt_T_u08 > D_MAXMOTPOSIDPTSIGALLWD_CNT_U08)=>F if (MotCurldptSig_Cnt_T_u08 > D_MAXMOTCURRIDPTSIGALLWD_CNT_U08)=>F Min_m(RngLimdMtrPosldptSig_Cnt_T_u08,LoaMgr_MotAgldptSigSV_Cnt_M_u08)=>T Min_m(RngLimdMtrCurldptSig_Cnt_T_u08,LoaMgr_MotCurldptSigSV_Cnt_M_u08)=>T Min_m(lvtrldptSig_Cnt_T_u08,LoaMgr_lvtrldptSigSV_Cnt_M_u08)=>T switch (HwTqldptMin_Cnt_T_u08):case1=>if ((LoaMgr_TloaAvail_Cnt_M_lgc == TRUE)=>F && LoaMgr_TloaDi_Cnt_M_lgc == FALSE)=>F if (SteerMod_Cnt_T_enum == STEERMOD_FULLYATNMS)=>F Max_m(LoaMgr_HwTqRespSV_Cnt_M_u08,HwTqResp_Cnt_T_u08)=>F

## Test Step 1.1 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_lvtrldptSigSV_Cnt_M_u08	2
LoaMgr_lvtrLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
LoaMgr_MotAgRespSV_Cnt_M_u08	5		
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1		
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0		
LoaMgr_MotCurrRespSV_Cnt_M_u08	3		
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0		
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0		
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr		
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1		
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_IvtrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170}	{170}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1}	{1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 1.2 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgtnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	0
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIdptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIdptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIdptSigFltThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_Igc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIdptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIdptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIdptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIdptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_Igc	1		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0		
k_LoaMgr_MotCurIdptSig0Resp_Cnt_u08	0		
k_LoaMgr_MotCurIdptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIdptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIdptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_Igc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	0.123400003		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0		
target_LoaMgr_Per1_HwTqIdptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0		
target_LoaMgr_Per1_MotCurIdptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqIdptSig_Cnt_u08	target_LoaMgr_Per1_HwTqIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIdptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOAST_State_M_enum	1	1	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	1	1	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0.123400003	0.123400003	✓
LoaMgr_MaxMtgtnResp_Cnt_M_u08	1	1	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	1	1 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0.123400003	0.123400003 ± 0.001	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	1	1	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Case 2: Range Test

### Specification

Performance Metrics (With "None" Instrumentation  
and WithPS Environment)  
CPU Cycles:

TS2.1 5287.00 Cycles  
TS2.2 5486.00 Cycles  
TS2.3 5054.00 Cycles  
TS2.4 5021.00 Cycles  
TS2.5 5005.00 Cycles  
TS2.6 5005.00 Cycles  
TS2.7 5005.00 Cycles  
TS2.8 5005.00 Cycles  
TS2.9 5005.00 Cycles  
TS2.10 5005.00 Cycles  
TS2.11 5005.00 Cycles  
TS2.12 5005.00 Cycles  
TS2.13 5005.00 Cycles  
TS2.14 5005.00 Cycles  
TS2.15 5005.00 Cycles  
TS2.16 5005.00 Cycles  
TS2.17 5005.00 Cycles  
TS2.18 5005.00 Cycles  
TS2.19 5005.00 Cycles  
TS2.20 5005.00 Cycles  
TS2.21 5005.00 Cycles  
TS2.22 5005.00 Cycles  
TS2.23 5005.00 Cycles  
TS2.24 5005.00 Cycles

### Description

Vector Description:

TS2.1All Min  
TS2.2All Max  
TS2.3DiagcStslvtr1Inactv\_Cnt\_lgc==>Min  
TS2.4DiagcStslvtr1Inactv\_Cnt\_lgc==>Max  
TS2.5DiagcStslvtr2Inactv\_Cnt\_lgc==>Min  
TS2.6DiagcStslvtr2Inactv\_Cnt\_lgc==>Max  
TS2.7HwTqldptSig\_Cnt\_u08==>Min  
TS2.8HwTqldptSig\_Cnt\_u08==>Max  
TS2.9HwTqldptSig\_Cnt\_u08==>Pos  
TS2.10MotCurrdptSig\_Cnt\_u08==>Min  
TS2.11MotCurrdptSig\_Cnt\_u08==>Max  
TS2.12MotCurrdptSig\_Cnt\_u08==>Pos  
TS2.13MtrPosldptSig\_Cnt\_u08==>Min  
TS2.14MtrPosldptSig\_Cnt\_u08==>Max  
TS2.15MtrPosldptSig\_Cnt\_u08==>Pos  
TS2.16TloaAvail\_Cnt\_lgc==>Min  
TS2.17TloaAvail\_Cnt\_lgc==>Max  
TS2.18TloaDi\_Cnt\_lgc==>Min  
TS2.19TloaDi\_Cnt\_lgc==>Max  
TS2.20LoaScaDi\_Cnt\_lgc==>Min  
TS2.21LoaScaDi\_Cnt\_lgc==>Max  
TS2.22SteerMod\_Cnt\_enum==>STEERMOD\_BASEPS  
TS2.23SteerMod\_Cnt\_enum==>STEERMOD\_SEMIATNMS  
TS2.24SteerMod\_Cnt\_enum==>STEERMOD\_FULLYATNMS

## Test Step 2.1 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0		
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0		
LoaMgr_IvtrRespSV_Cnt_M_u08	0		
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0		
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0		
LoaMgr_MotAgRespSV_Cnt_M_u08	0		
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0		
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0		
LoaMgr_MotCurrRespSV_Cnt_M_u08	0		
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0		
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0		
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr		
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	0.00999999978		
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	0		
k_LoaMgr_FadeOutStRate_UlspS_f32	0.00999999978		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	0		
k_LoaMgr_HwTqMtgnRate_UlspS_f32	0.00999999978		
k_LoaMgr_HwTqMtgnSca_Uls_f32	0		
k_LoaMgr_IvtrIdptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIdptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIdptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgnRate_UlspS_f32	0.00999999978		
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgnSca_Uls_f32	0		
k_LoaMgr_MotAgIdptSig1NoSmaResp_Cnt_u08	0		
k_LoaMgr_MotAgIdptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotAgIdptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIdptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	0.00999999978		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	0		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0		
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	0.00999999978		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	0		
k_LoaMgr_RedcdStRate_UlspS_f32	0.00999999978		
k_LoaMgr_RedcdStSca_Uls_f32	0		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AqSV_Cnt_M_lgc	0	0	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_lvrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_lvrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174}	{170, 172, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalclvtrState	2	CalclvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 2.2 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	4
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	5
LoaMgr_lvrldptSigSV_Cnt_M_u08	2
LoaMgr_lvrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvrRespSV_Cnt_M_u08	5
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurrdptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	5
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrivtrMtgnRate_UlspS_f32	500
k_LoaMgr_CurrivtrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_CurrivtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	500
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	5
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	5
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	5		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	5		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	5		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	4		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	500		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_lvtrldptSig1Resp_Cnt_u08	5		
k_LoaMgr_lvtrldptSig2Resp_Cnt_u08	5		
k_LoaMgr_lvtrldptSigFitThd_Cnt_u08	2		
k_LoaMgr_lvtrMtgtnRate_UlspS_f32	500		
k_LoaMgr_lvtrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_lvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	5		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	3		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	500		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	5		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	5		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	5		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	5		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	500		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	500		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	4	4	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_lvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3	3	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174, 175}	{170, 172, 173, 174, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1, 1}	{1, 1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	5	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	5	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 2.3 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172}	{170, 172}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 2.4 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqldptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_IvtrldptSigSV_Cnt_M_u08	*none*
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_IvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurridptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174, 175}	{170, 172, 173, 174, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1, 1}	{1, 1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	5	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	5	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Test Step 2.5 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqldptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_lvrldptSigSV_Cnt_M_u08	*none*
LoaMgr_lvrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_lvrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvrMtgnRate_UlspS_f32	1
k_LoaMgr_lvrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✔
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172}	{170, 172}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✘
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✔

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 2.6 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	*none*
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_IvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrIldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 2.7 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqldptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_IvtrldptSigSV_Cnt_M_u08	*none*
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_IvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurridptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqlldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqlldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqlldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqlldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174}	{170, 172, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 2.8 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqldptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_IvtrldptSigSV_Cnt_M_u08	*none*
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_IvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurridptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Test Step 2.9 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqldptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_lvtrldptSigSV_Cnt_M_u08	*none*
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_lvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurridptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 174}	{170, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 2.10 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	*none*
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_IvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrLvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrLvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 174}	{170, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 2.11 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqldptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_IvtrldptSigSV_Cnt_M_u08	*none*
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_IvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurridptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 2.12 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqldptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_IvtrldptSigSV_Cnt_M_u08	*none*
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_IvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurridptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 2.13 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqldptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_lvtrldptSigSV_Cnt_M_u08	*none*
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_lvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurridptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174}	{170, 172, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalclvtrState	2	CalclvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 2.14 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	*none*
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_IvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 174}	{170, 172, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 2.15 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqldptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_IvtrldptSigSV_Cnt_M_u08	*none*
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_IvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurridptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174, 175}	{170, 173, 174, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 2.16 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqldptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_IvtrldptSigSV_Cnt_M_u08	*none*
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_IvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurridptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 174}	{170, 172, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 2.17 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqldptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_lvtrldptSigSV_Cnt_M_u08	*none*
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_lvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurridptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 2.18 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	*none*
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_IvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrIldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 2.19 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqldptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_IvtrldptSigSV_Cnt_M_u08	*none*
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_IvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurridptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqlldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqlldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqlldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqlldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOAST_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 175}	{170, 173, 175}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✘
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 2.20 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqldptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_IvtrldptSigSV_Cnt_M_u08	*none*
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_IvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurridptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170}	{170}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1}	{1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 2.21 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqldptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_lvrldptSigSV_Cnt_M_u08	*none*
LoaMgr_lvrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_lvrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvrMtgnRate_UlspS_f32	1
k_LoaMgr_lvrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✔
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✖
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✔

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 2.22 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	*none*
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_IvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrLvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrLvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 2.23 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqldptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_IvtrldptSigSV_Cnt_M_u08	*none*
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_IvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurridptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 2.24 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	*none*
LoaMgr_HwTqldptSigSV_Cnt_M_u08	*none*
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_HwTqRespSV_Cnt_M_u08	*none*
LoaMgr_IvtrldptSigSV_Cnt_M_u08	*none*
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_IvtrRespSV_Cnt_M_u08	*none*
LoaMgr_MotAgldptSigSV_Cnt_M_u08	*none*
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotAgRespSV_Cnt_M_u08	*none*
LoaMgr_MotCurridptSigSV_Cnt_M_u08	*none*
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	*none*
LoaMgr_MotCurrRespSV_Cnt_M_u08	*none*
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	*none*
LoaMgr_VltgMdSrcSV_Cnt_M_u08	*none*
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174}	{170, 172, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Case 3: PIM\_R Test

**Specification** Performance Metrics (With "None" Instrumentation and WithPS Environment)  
CPU Cycles:

TS3.1 5058.00 Cycles  
TS3.2 4977.00 Cycles  
TS3.3 4970.00 Cycles  
TS3.4 5001.00 Cycles  
TS3.5 5063.00 Cycles  
TS3.6 5014.00 Cycles  
TS3.7 4991.00 Cycles  
TS3.8 5009.00 Cycles  
TS3.9 4990.00 Cycles  
TS3.10 4960.00 Cycles  
TS3.11 5102.00 Cycles  
TS3.12 5027.00 Cycles  
TS3.13 5004.00 Cycles  
TS3.14 4980.00 Cycles  
TS3.15 4998.00 Cycles  
TS3.16 4988.00 Cycles  
TS3.17 5095.00 Cycles  
TS3.18 5068.00 Cycles  
TS3.19 4981.00 Cycles  
TS3.20 5026.00 Cycles  
TS3.21 4954.00 Cycles  
TS3.22 5041.00 Cycles  
TS3.23 5014.00 Cycles  
TS3.24 4989.00 Cycles  
TS3.25 5024.00 Cycles  
TS3.26 4982.00 Cycles  
TS3.27 5011.00 Cycles  
TS3.28 4960.00 Cycles  
TS3.29 5024.00 Cycles  
TS3.30 5076.00 Cycles  
TS3.31 5038.00 Cycles  
TS3.32 5056.00 Cycles  
TS3.33 4975.00 Cycles  
TS3.34 5023.00 Cycles  
TS3.35 4968.00 Cycles  
TS3.36 5057.00 Cycles  
TS3.37 5025.00 Cycles  
TS3.38 5037.00 Cycles

**Description** Vector Description:

TS3.1LoaMgr\_HwTqldptSigSV\_Cnt\_M\_u08==>Min  
TS3.2LoaMgr\_HwTqldptSigSV\_Cnt\_M\_u08==>Max  
TS3.3LoaMgr\_HwTqldptSigSV\_Cnt\_M\_u08==>Pos  
TS3.4LoaMgr\_HwTqldptSigSV\_Cnt\_M\_u08==>Min  
TS3.5LoaMgr\_HwTqldptSigSV\_Cnt\_M\_u08==>Max  
TS3.6LoaMgr\_HwTqldptSigSV\_Cnt\_M\_u08==>Pos  
TS3.7LoaMgr\_MotCurldptSigSV\_Cnt\_M\_u08==>Min  
TS3.8LoaMgr\_MotCurldptSigSV\_Cnt\_M\_u08==>Max  
TS3.9LoaMgr\_MotCurldptSigSV\_Cnt\_M\_u08==>Pos  
TS3.10LoaMgr\_IvtrldptSigSV\_Cnt\_M\_u08==>Min  
TS3.11LoaMgr\_IvtrldptSigSV\_Cnt\_M\_u08==>Max  
TS3.12LoaMgr\_IvtrldptSigSV\_Cnt\_M\_u08==>Pos  
TS3.13LoaMgr\_SnsrlsMotAgAvail\_Cnt\_M\_lgc==>Min  
TS3.14LoaMgr\_SnsrlsMotAgAvail\_Cnt\_M\_lgc==>Max  
TS3.15LoaMgr\_MotAgRespSV\_Cnt\_M\_u08==>Min  
TS3.16LoaMgr\_MotAgRespSV\_Cnt\_M\_u08==>Max  
TS3.17LoaMgr\_MotAgRespSV\_Cnt\_M\_u08==>Pos  
TS3.18LoaMgr\_MotCurrRespSV\_Cnt\_M\_u08==>Min  
TS3.19LoaMgr\_MotCurrRespSV\_Cnt\_M\_u08==>Max  
TS3.20LoaMgr\_MotCurrRespSV\_Cnt\_M\_u08==>Pos  
TS3.21LoaMgr\_IvtrRespSV\_Cnt\_M\_u08==>Min  
TS3.22LoaMgr\_IvtrRespSV\_Cnt\_M\_u08==>Max  
TS3.23LoaMgr\_IvtrRespSV\_Cnt\_M\_u08==>Pos  
TS3.24LoaMgr\_TloaAvail\_Cnt\_M\_lgc==>Min  
TS3.25LoaMgr\_HwTqRespSV\_Cnt\_M\_u08==>Max  
TS3.26LoaMgr\_HwTqRespSV\_Cnt\_M\_u08==>Pos  
TS3.27LoaMgr\_HwTqLoaMtgnEn\_Cnt\_M\_lgc==>Min  
TS3.28LoaMgr\_HwTqLoaMtgnEn\_Cnt\_M\_lgc==>Max  
TS3.29LoaMgr\_MotAgLoaMtgnEn\_Cnt\_M\_lgc==>Min  
TS3.30LoaMgr\_MotAgLoaMtgnEn\_Cnt\_M\_lgc==>Max  
TS3.31LoaMgr\_MotCurrLoaMtgnEn\_Cnt\_M\_lgc==>Min  
TS3.32LoaMgr\_MotCurrLoaMtgnEn\_Cnt\_M\_lgc==>Max  
TS3.33LoaMgr\_IvtrLoaMtgnEn\_Cnt\_M\_lgc==>Min  
TS3.34LoaMgr\_IvtrLoaMtgnEn\_Cnt\_M\_lgc==>Max  
TS3.35LoaMgr\_VltgMdSrcSV\_Cnt\_M\_u08==>Max  
TS3.36LoaMgr\_VltgMdSrcSV\_Cnt\_M\_u08==>Min  
TS3.37LoaMgr\_AgSV\_Cnt\_M\_lgc==>Max  
TS3.38LoaMgr\_AgSV\_Cnt\_M\_lgc==>Pos

## Test Step 3.1 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
LoaMgr_MotAgRespSV_Cnt_M_u08	5		
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0		
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1		
LoaMgr_MotCurrRespSV_Cnt_M_u08	3		
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1		
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0		
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr		
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1		
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 175}	{170, 172, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 3.2 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	4
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	2
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgtnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_Igc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_Igc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_Igc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4		
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	4	4	✓
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	3	3	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 175}	{170, 173, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 3.3 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_lvtrIdptSigSV_Cnt_M_u08	2
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	2
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqIdptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqIdptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqIdptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqIdptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqIdptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqIdptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqIdptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvtrIdptSig1Resp_Cnt_u08	0
k_LoaMgr_lvtrIdptSig2Resp_Cnt_u08	0
k_LoaMgr_lvtrIdptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgIdptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgIdptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgIdptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgIdptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	3	3	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✔
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✔
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170}	{170}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1}	{0, 0, 0, 0}	✘
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1}	{1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 3.4 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 175}	{170, 173, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Test Step 3.5 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	5
LoaMgr_lvrldptSigSV_Cnt_M_u08	2
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	5	5	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	3	3	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 3.6 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	5
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	5	5	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 3.7 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOAST_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✔
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✔
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✘
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 3.8 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1		
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_ivtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_ivtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_ivtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172}	{170, 172}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Test Step 3.9 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_lvrldptSigSV_Cnt_M_u08	0
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	2
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 3.10 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 175}	{170, 173, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 3.11 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170}	{170}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1}	{1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 3.12 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 175}	{170, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 3.13 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 3.14 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrIldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	3	3	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 3.15 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 3.16 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170}	{170}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1}	{1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 3.17 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_LOASt_State_M_enum	4	4	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	4	4	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	3	3	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{171, 173, 174}	{171, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	4	4	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 3.18 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrIldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174}	{170, 172, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 3.19 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	5
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	5
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqlldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqlldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqlldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqlldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	3	3	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 3.20 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	3	3	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 3.21 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170}	{170}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1}	{1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 3.22 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrIldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIldptSigSV_Cnt_M_u08	3	3	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 175}	{170, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 3.23 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	3	3	✔
LoaMgr_LOAST_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✔
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174}	{170, 172, 173, 174}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✘
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 3.24 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	3	3	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3	3	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 174}	{170, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 3.25 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	5
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	5
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	5	5	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalclvtrState	2	CalclvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 3.26 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	2
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	3	3	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 175}	{170, 172, 173, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 3.27 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✖
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 3.28 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 3.29 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 3.30 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	3	3	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 3.31 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 3.32 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 3.33 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	3
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	3	3	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_LOASt_State_M_enum	4	4	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	4	4	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{171}	{171}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1}	{1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	4	4	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 3.34 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	3	3	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 175}	{170, 173, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 3.35 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	3	3	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOAST_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✔
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 175}	{170, 173, 175}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✘
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 3.36 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurldptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 3.37 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	3	3	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 3.38 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrLvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrLvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalclvtrState	2	CalclvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓



## TEST DETAILS REPORT

LoaMgr\_Per1

2018-05-18, 17:54:37+0530



Test Case 4: PRM\_R Test



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

**Specification** Performance Metrics (With "None" Instrumentation and WithPS Environment)  
CPU Cycles:

TS4.1 5037.00 Cycles  
TS4.2 4978.00 Cycles  
TS4.3 5037.00 Cycles  
TS4.4 5026.00 Cycles  
TS4.5 5003.00 Cycles  
TS4.6 5017.00 Cycles  
TS4.7 5052.00 Cycles  
TS4.8 4969.00 Cycles  
TS4.9 5023.00 Cycles  
TS4.10 5056.00 Cycles  
TS4.11 5015.00 Cycles  
TS4.12 5022.00 Cycles  
TS4.13 4963.00 Cycles  
TS4.14 4970.00 Cycles  
TS4.15 4957.00 Cycles  
TS4.16 5059.00 Cycles  
TS4.17 4989.00 Cycles  
TS4.18 4976.00 Cycles  
TS4.19 4993.00 Cycles  
TS4.20 4987.00 Cycles  
TS4.21 4951.00 Cycles  
TS4.22 5066.00 Cycles  
TS4.23 4997.00 Cycles  
TS4.24 4995.00 Cycles  
TS4.25 4965.00 Cycles  
TS4.26 5000.00 Cycles  
TS4.27 4990.00 Cycles  
TS4.28 4961.00 Cycles  
TS4.29 5022.00 Cycles  
TS4.30 4966.00 Cycles  
TS4.31 5011.00 Cycles  
TS4.32 4918.00 Cycles  
TS4.33 4995.00 Cycles  
TS4.34 4999.00 Cycles  
TS4.35 4975.00 Cycles  
TS4.36 5469.00 Cycles  
TS4.37 4975.00 Cycles  
TS4.38 4954.00 Cycles  
TS4.39 4935.00 Cycles  
TS4.40 4996.00 Cycles  
TS4.41 4934.00 Cycles  
TS4.42 5044.00 Cycles  
TS4.43 5006.00 Cycles  
TS4.44 5041.00 Cycles  
TS4.45 4939.00 Cycles  
TS4.46 5008.00 Cycles  
TS4.47 5012.00 Cycles  
TS4.48 5022.00 Cycles  
TS4.49 4950.00 Cycles  
TS4.50 5022.00 Cycles  
TS4.51 5015.00 Cycles  
TS4.52 4959.00 Cycles  
TS4.53 4956.00 Cycles  
TS4.54 4933.00 Cycles  
TS4.55 5008.00 Cycles  
TS4.56 5012.00 Cycles  
TS4.57 5039.00 Cycles  
TS4.58 4975.00 Cycles  
TS4.59 4987.00 Cycles  
TS4.60 4952.00 Cycles  
TS4.61 4916.00 Cycles  
TS4.62 5008.00 Cycles  
TS4.63 5012.00 Cycles  
TS4.64 5022.00 Cycles  
TS4.65 4958.00 Cycles  
TS4.66 4987.00 Cycles  
TS4.67 4938.00 Cycles  
TS4.68 4916.00 Cycles  
TS4.69 4997.00 Cycles  
TS4.70 4979.00 Cycles  
TS4.71 5022.00 Cycles  
TS4.72 4952.00 Cycles  
TS4.73 4976.00 Cycles  
TS4.74 4938.00 Cycles  
TS4.75 4916.00 Cycles  
TS4.76 4997.00 Cycles  
TS4.77 4979.00 Cycles  
TS4.78 5022.00 Cycles  
TS4.79 4952.00 Cycles  
TS4.80 4976.00 Cycles  
TS4.81 4938.00 Cycles  
TS4.82 4916.00 Cycles  
TS4.83 4997.00 Cycles  
TS4.84 4979.00 Cycles  
TS4.85 5022.00 Cycles  
TS4.86 4921.00 Cycles  
TS4.87 4916.00 Cycles  
TS4.88 4997.00 Cycles  
TS4.89 4979.00 Cycles  
TS4.90 5022.00 Cycles  
TS4.91 4976.00 Cycles  
TS4.92 4938.00 Cycles  
TS4.93 4916.00 Cycles  
TS4.94 4997.00 Cycles  
TS4.95 4979.00 Cycles  
TS4.96 5022.00 Cycles  
TS4.97 5039.00 Cycles  
TS4.98 4975.00 Cycles  
TS4.99 4987.00 Cycles  
TS4.100 4952.00 Cycles  
TS4.101 4916.00 Cycles  
TS4.102 5008.00 Cycles  
TS4.103 5022.00 Cycles  
TS4.104 4952.00 Cycles  
TS4.105 4976.00 Cycles  
TS4.106 4938.00 Cycles  
TS4.107 4989.00 Cycles  
TS4.108 4976.00 Cycles  
TS4.109 4993.00 Cycles  
TS4.110 4987.00 Cycles

TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

TS4.111 4938.00 Cycles

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Description Vector Description:

TS4.1k\_LoaMgr\_HwTqldptSig1TloaAvailResp\_Cnt\_u08==>Min  
TS4.2k\_LoaMgr\_HwTqldptSig1TloaAvailResp\_Cnt\_u08==>Max  
TS4.3k\_LoaMgr\_HwTqldptSig1TloaAvailResp\_Cnt\_u08==>Pos/default  
TS4.4k\_LoaMgr\_HwTqldptSig1NoTloaResp\_Cnt\_u08==>Min  
TS4.5k\_LoaMgr\_HwTqldptSig1NoTloaResp\_Cnt\_u08==>Max  
TS4.6k\_LoaMgr\_HwTqldptSig1NoTloaResp\_Cnt\_u08==>Pos/default  
TS4.7k\_LoaMgr\_HwTqldptSig2TloaDiResp\_Cnt\_u08==>Min  
TS4.8k\_LoaMgr\_HwTqldptSig2TloaDiResp\_Cnt\_u08==>Max  
TS4.9k\_LoaMgr\_HwTqldptSig2TloaDiResp\_Cnt\_u08==>Pos/default  
TS4.10k\_LoaMgr\_HwTqldptSig2TloaEnaResp\_Cnt\_u08==>Min/default  
TS4.11k\_LoaMgr\_HwTqldptSig2TloaEnaResp\_Cnt\_u08==>Max  
TS4.12k\_LoaMgr\_HwTqldptSig2TloaEnaResp\_Cnt\_u08==>Pos  
TS4.13k\_LoaMgr\_HwTqldptSig4Resp\_Cnt\_u08==>Min/default  
TS4.14k\_LoaMgr\_HwTqldptSig4Resp\_Cnt\_u08==>Max  
TS4.15k\_LoaMgr\_HwTqldptSig4Resp\_Cnt\_u08==>Pos  
TS4.16k\_LoaMgr\_HwTqldptSig0TloaAvailResp\_Cnt\_u08==>Min  
TS4.17k\_LoaMgr\_HwTqldptSig0TloaAvailResp\_Cnt\_u08==>Max  
TS4.18k\_LoaMgr\_HwTqldptSig0TloaAvailResp\_Cnt\_u08==>Pos/default  
TS4.19k\_LoaMgr\_RedcdStSca\_Uls\_f32==>Min  
TS4.20k\_LoaMgr\_RedcdStSca\_Uls\_f32==>Max/default  
TS4.21k\_LoaMgr\_RedcdStSca\_Uls\_f32==>Pos  
TS4.22k\_LoaMgr\_RedcdStRate\_UlspS\_f32==>Min  
TS4.23k\_LoaMgr\_RedcdStRate\_UlspS\_f32==>Max  
TS4.24k\_LoaMgr\_RedcdStRate\_UlspS\_f32==>Default  
TS4.25k\_LoaMgr\_RedcdStRate\_UlspS\_f32==>Pos  
TS4.26k\_LoaMgr\_FadeOutStRate\_UlspS\_f32==>Min  
TS4.27k\_LoaMgr\_FadeOutStRate\_UlspS\_f32==>Max  
TS4.28k\_LoaMgr\_FadeOutStRate\_UlspS\_f32==>Default  
TS4.29k\_LoaMgr\_FadeOutStRate\_UlspS\_f32==>Pos  
TS4.30k\_LoaMgr\_HwTqldptSigFltThd\_Cnt\_u08==>Min  
TS4.31k\_LoaMgr\_HwTqldptSigFltThd\_Cnt\_u08==>Max  
TS4.32k\_LoaMgr\_HwTqldptSigFltThd\_Cnt\_u08==>Pos/default  
TS4.33k\_LoaMgr\_MotAgldptSigFltThd\_Cnt\_u08==>Min  
TS4.34k\_LoaMgr\_MotAgldptSigFltThd\_Cnt\_u08==>Max  
TS4.35k\_LoaMgr\_MotAgldptSigFltThd\_Cnt\_u08==>Pos/default  
TS4.36k\_LoaMgr\_MotCurldptSigFltThd\_Cnt\_u08==>Min/default  
TS4.37k\_LoaMgr\_MotCurldptSigFltThd\_Cnt\_u08==>Max  
TS4.38k\_LoaMgr\_MotCurldptSigFltThd\_Cnt\_u08==>Pos  
TS4.39k\_LoaMgr\_IvtrldptSigFltThd\_Cnt\_u08==>Min/default  
TS4.40k\_LoaMgr\_IvtrldptSigFltThd\_Cnt\_u08==>Max  
TS4.41k\_LoaMgr\_IvtrldptSigFltThd\_Cnt\_u08==>Pos  
TS4.42k\_LoaMgr\_MotAgSmaAvailResp\_Cnt\_u08==>Min  
TS4.43k\_LoaMgr\_MotAgSmaAvailResp\_Cnt\_u08==>Max  
TS4.44k\_LoaMgr\_MotAgSmaAvailResp\_Cnt\_u08==>Pos/default  
TS4.45k\_LoaMgr\_MotAgldptSig1NoSmaResp\_Cnt\_u08==>Min  
TS4.46k\_LoaMgr\_MotAgldptSig1NoSmaResp\_Cnt\_u08==>Max/default  
TS4.47k\_LoaMgr\_MotAgldptSig1NoSmaResp\_Cnt\_u08==>Pos  
TS4.48k\_LoaMgr\_MotAgldptSig2Resp\_Cnt\_u08==>Min  
TS4.49k\_LoaMgr\_MotAgldptSig2Resp\_Cnt\_u08==>Max  
TS4.50k\_LoaMgr\_MotAgldptSig2Resp\_Cnt\_u08==>Pos/default  
TS4.51k\_LoaMgr\_MotAgldptSig3Resp\_Cnt\_u08==>Min/default  
TS4.52k\_LoaMgr\_MotAgldptSig3Resp\_Cnt\_u08==>Max  
TS4.53k\_LoaMgr\_MotAgldptSig3Resp\_Cnt\_u08==>Pos  
TS4.54k\_LoaMgr\_MotCurldptSig1Resp\_Cnt\_u08==>Min/default  
TS4.55k\_LoaMgr\_MotCurldptSig1Resp\_Cnt\_u08==>Max  
TS4.56k\_LoaMgr\_MotCurldptSig1Resp\_Cnt\_u08==>Pos  
TS4.57k\_LoaMgr\_MotCurldptSig2Resp\_Cnt\_u08==>Min/default  
TS4.58k\_LoaMgr\_MotCurldptSig2Resp\_Cnt\_u08==>Max  
TS4.59k\_LoaMgr\_MotCurldptSig2Resp\_Cnt\_u08==>Pos  
TS4.60k\_LoaMgr\_MotCurldptSig0Resp\_Cnt\_u08==>Min  
TS4.61k\_LoaMgr\_MotCurldptSig0Resp\_Cnt\_u08==>Max  
TS4.62k\_LoaMgr\_MotCurldptSig0Resp\_Cnt\_u08==>Pos/default  
TS4.63k\_LoaMgr\_IvtrldptSig1Resp\_Cnt\_u08==>Min/default  
TS4.64k\_LoaMgr\_IvtrldptSig1Resp\_Cnt\_u08==>Max  
TS4.65k\_LoaMgr\_IvtrldptSig1Resp\_Cnt\_u08==>Pos  
TS4.66k\_LoaMgr\_IvtrldptSig2Resp\_Cnt\_u08==>Min/default  
TS4.67k\_LoaMgr\_IvtrldptSig2Resp\_Cnt\_u08==>Max  
TS4.68k\_LoaMgr\_IvtrldptSig2Resp\_Cnt\_u08==>Pos  
TS4.69k\_LoaMgr\_HwTqMtgtnSca\_Uls\_f32==>Min  
TS4.70k\_LoaMgr\_HwTqMtgtnSca\_Uls\_f32==>Max/default  
TS4.71k\_LoaMgr\_HwTqMtgtnSca\_Uls\_f32==>Pos  
TS4.72k\_LoaMgr\_HwTqMtgtnRate\_UlspS\_f32==>Min  
TS4.73k\_LoaMgr\_HwTqMtgtnRate\_UlspS\_f32==>Max  
TS4.74k\_LoaMgr\_HwTqMtgtnRate\_UlspS\_f32==>Default  
TS4.75k\_LoaMgr\_HwTqMtgtnRate\_UlspS\_f32==>Pos  
TS4.76k\_LoaMgr\_MotAgMtgtnScaZeroEn\_Cnt\_lgc==>Min  
TS4.77k\_LoaMgr\_MotAgMtgtnScaZeroEn\_Cnt\_lgc==>Max  
TS4.78k\_LoaMgr\_MotAgMtgtnSca\_Uls\_f32==>Min  
TS4.79k\_LoaMgr\_MotAgMtgtnSca\_Uls\_f32==>Max/default  
TS4.80k\_LoaMgr\_MotAgMtgtnSca\_Uls\_f32==>Pos  
TS4.81k\_LoaMgr\_MotAgMtgtnRate\_UlspS\_f32==>Min  
TS4.82k\_LoaMgr\_MotAgMtgtnRate\_UlspS\_f32==>Max  
TS4.83k\_LoaMgr\_MotAgMtgtnRate\_UlspS\_f32==>Default  
TS4.84k\_LoaMgr\_MotAgMtgtnRate\_UlspS\_f32==>Pos  
TS4.85k\_LoaMgr\_MotCurrMtgtnScaZeroEn\_Cnt\_lgc==>Min  
TS4.86k\_LoaMgr\_MotCurrMtgtnScaZeroEn\_Cnt\_lgc==>Max  
TS4.87k\_LoaMgr\_MotCurrMtgtnSca\_Uls\_f32==>Min  
TS4.88k\_LoaMgr\_MotCurrMtgtnSca\_Uls\_f32==>Max/default  
TS4.89k\_LoaMgr\_MotCurrMtgtnSca\_Uls\_f32==>Pos  
TS4.90k\_LoaMgr\_MotCurrMtgtnRate\_UlspS\_f32==>Min  
TS4.91k\_LoaMgr\_MotCurrMtgtnRate\_UlspS\_f32==>Max  
TS4.92k\_LoaMgr\_MotCurrMtgtnRate\_UlspS\_f32==>Default  
TS4.93k\_LoaMgr\_MotCurrMtgtnRate\_UlspS\_f32==>Pos  
TS4.94k\_LoaMgr\_IvtrMtgtnScaZeroEn\_Cnt\_lgc==>Min

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

TS4.95k\_LoaMgr\_IvtrMtgnScaZeroEn\_Cnt\_Igc==>Max  
 TS4.96k\_LoaMgr\_IvtrMtgnSca\_Uls\_f32==>Min  
 TS4.97k\_LoaMgr\_IvtrMtgnSca\_Uls\_f32==>Max/default  
 TS4.98k\_LoaMgr\_IvtrMtgnSca\_Uls\_f32==>Pos  
 TS4.99k\_LoaMgr\_IvtrMtgnRate\_UlspS\_f32==>Min  
 TS4.100k\_LoaMgr\_IvtrMtgnRate\_UlspS\_f32==>Max  
 TS4.101k\_LoaMgr\_IvtrMtgnRate\_UlspS\_f32==>Default  
 TS4.102k\_LoaMgr\_IvtrMtgnRate\_UlspS\_f32==>Pos  
 TS4.103k\_LoaMgr\_CurrlvtrMtgnScaZeroEn\_Cnt\_Igc==>Min  
 TS4.104k\_LoaMgr\_CurrlvtrMtgnScaZeroEn\_Cnt\_Igc==>Max  
 TS4.105k\_LoaMgr\_CurrlvtrMtgnSca\_Uls\_f32==>Min  
 TS4.106k\_LoaMgr\_CurrlvtrMtgnSca\_Uls\_f32==>Max/Default  
 TS4.107k\_LoaMgr\_CurrlvtrMtgnSca\_Uls\_f32==>Pos  
 TS4.108k\_LoaMgr\_CurrlvtrMtgnRate\_UlspS\_f32==>Min  
 TS4.109k\_LoaMgr\_CurrlvtrMtgnRate\_UlspS\_f32==>Max  
 TS4.110k\_LoaMgr\_CurrlvtrMtgnRate\_UlspS\_f32==>Default  
 TS4.111k\_LoaMgr\_CurrlvtrMtgnRate\_UlspS\_f32==>Pos

## Test Step 4.1 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_Igc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurldptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_Igc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_Igc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_Igc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_Igc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_Igc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3	3	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 174}	{170, 172, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalclvtrState	2	CalclvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.2 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1		
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0		
LoaMgr_IvtrRespSV_Cnt_M_u08	5		
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2		
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0		
LoaMgr_MotAgRespSV_Cnt_M_u08	1		
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1		
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0		
LoaMgr_MotCurrRespSV_Cnt_M_u08	5		
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1		
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1		
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr		
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1		
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	5		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgnSca_Uls_f32	1		
k_LoaMgr_IvtrIdptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIdptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIdptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgIdptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIdptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIdptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIdptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AqSV_Cnt_M_lgc	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_lvrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_lvrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 175}	{170, 172, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalclvtrState	2	CalclvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.3 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_lvrldptSigSV_Cnt_M_u08	2
LoaMgr_lvrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	3	3	✔
LoaMgr_LOAST_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✔
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.4 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	2
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 175}	{170, 172, 173, 175}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✖
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.5 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	5
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Test Step 4.6 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_lvrldptSigSV_Cnt_M_u08	0
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✔
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✔
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✖
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✔

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.7 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✔
LoaMgr_LOASt_State_M_enum	4	4	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	4	4	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✔



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{171, 172, 173}	{171, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	4	4	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.8 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	5
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.9 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 174}	{170, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.10 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 175}	{170, 173, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.11 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	5		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrIldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.12 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	3
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqlldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqlldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqlldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqlldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174, 175}	{170, 173, 174, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.13 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	4
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurldptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	2
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172}	{170, 172}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.14 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_lvrldptSigSV_Cnt_M_u08	2
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurrdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	2
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	5
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurrdptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurrdptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurrdptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurrdptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurrdptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrdptSig_Cnt_u08	target_LoaMgr_Per1_MotCurrdptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.15 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrLvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrLvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	2		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	1	1	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.16 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	5
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	5	5	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	1	1	✔
LoaMgr_LOAST_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	3	3	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✔
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✘
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✔



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.17 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	5
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	5
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	5	5	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174, 175}	{170, 172, 173, 174, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1, 1}	{1, 1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	5	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	5	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.18 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_lvrldptSigSV_Cnt_M_u08	0
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.19 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrLvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrLvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	0		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.20 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	2
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOAST_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✔
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✘
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.21 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	2
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	0.258599997
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.22 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_lvrldptSigSV_Cnt_M_u08	0
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurrdptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurrdptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurrdptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurrdptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurrdptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	0.00999999978
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurrdptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrdptSig_Cnt_u08	target_LoaMgr_Per1_MotCurrdptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.23 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	500		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	1	1	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.24 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170}	{170}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1}	{1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.25 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	251.257599
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170}	{170}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1}	{1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.26 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	0.00999999978
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174, 175}	{170, 172, 173, 174, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1, 1}	{1, 1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalclvtrState	2	CalclvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	5	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	5	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.27 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	500		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	3	3	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.28 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.29 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	159.248901
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.30 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_lvrldptSigSV_Cnt_M_u08	0
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	0
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170}	{170}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1}	{1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.31 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	4		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✔
LoaMgr_IvtrIldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	3	3	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.32 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170}	{170}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1}	{1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.33 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	5
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	5
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	0
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	3	3	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.34 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	3
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.35 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrIldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.36 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOAST_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✔
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✔
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✘
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.37 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	2
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.38 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_lvrldptSigSV_Cnt_M_u08	2
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	1
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.39 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrIldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174, 175}	{170, 172, 173, 174, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1, 1}	{1, 1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	5	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	5	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.40 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	2
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	2
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174, 175}	{170, 172, 173, 174, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1, 1}	{1, 1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	5	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	5	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.41 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	2
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	1
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174, 175}	{170, 172, 173, 174, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1, 1}	{1, 1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	5	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	5	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.42 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	2
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_LOASt_State_M_enum	4	4	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	4	4	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	3	3	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{171, 172, 173}	{171, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	4	4	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalclvtrState	2	CalclvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.43 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	5
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	5
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrLvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrLvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	5		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	5	5	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 175}	{170, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.44 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	2
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	3	3	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.45 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	0
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 175}	{170, 172, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.46 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 174, 175}	{170, 174, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.47 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	3		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 174, 175}	{170, 174, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.48 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	3	3	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	3	3	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✔
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✘
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✔



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.49 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	5
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.50 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_lvrldptSigSV_Cnt_M_u08	2
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172}	{170, 172}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.51 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	3
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	3	3	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrIldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	1	1	✔
LoaMgr_LOASt_State_M_enum	4	4	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	4	4	✔
LoaMgr_MotAgIldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{171, 173}	{171, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	4	4	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.52 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	5		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	3	3	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.53 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	3
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurldptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	3
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	4
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	3	3	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.54 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	3	3	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170}	{170}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1}	{1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	1	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.55 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrLvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrLvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	5		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	1	1	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 175}	{170, 173, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.56 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOAST_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	1	1	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✔
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 175}	{170, 173, 175}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✘
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.57 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	5
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	5
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172}	{170, 172}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.58 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_lvrldptSigSV_Cnt_M_u08	2
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	5
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 175}	{170, 172, 173, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalclvtrState	2	CalclvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.59 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	2
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	3
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	4
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 175}	{170, 172, 173, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.60 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.61 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	5
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174}	{170, 172, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.62 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_lvrldptSigSV_Cnt_M_u08	2
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_LOASt_State_M_enum	4	4	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgtnResp_Cnt_M_u08	4	4	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{171, 173}	{171, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	4	4	✓
target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.63 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgtnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrIldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.64 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	5
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOAST_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✘
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.65 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	3
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.66 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.67 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	5		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrIldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.68 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	2
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.69 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	0
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174}	{170, 172, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.70 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_lvrldptSigSV_Cnt_M_u08	0
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.71 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	0.589399993		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✔



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.72 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	0.00999999978
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	4	4	✔
LoaMgr_LOAST_State_M_enum	4	4	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	4	4	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✔
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✔
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{171, 172, 173}	{171, 172, 173}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✘
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_LOAST_State_enum.value	4	4	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.73 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	500
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1		
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_ivtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_ivtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_ivtrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.74 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_lvrldptSigSV_Cnt_M_u08	0
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalclvtrState	2	CalclvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.75 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	250.478897		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.76 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_LOAST_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✔
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✖
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.77 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.78 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_lvrldptSigSV_Cnt_M_u08	0
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	0
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✓
LoaMgr_lvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.79 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrLvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrLvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174}	{170, 172, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.80 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	0.697300017		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174}	{170, 172, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.81 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	0.00999999978
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_LOASt_State_M_enum	4	4	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	4	4	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{171, 172, 173}	{171, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	4	4	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.82 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurrdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	500
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurrdptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurrdptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurrdptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurrdptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurrdptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrdptSig_Cnt_u08	target_LoaMgr_Per1_MotCurrdptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.83 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrIldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.84 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	300.489197		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqlldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqlldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqlldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqlldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.85 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.86 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.87 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	0		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174}	{170, 172, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.88 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174}	{170, 172, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.89 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	0.671599984
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174}	{170, 172, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.90 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_lvrldptSigSV_Cnt_M_u08	2
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	0.00999999978
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_LOASt_State_M_enum	4	4	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	4	4	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{171, 172, 173}	{171, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	4	4	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalclvtrState	2	CalclvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.91 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIdptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIdptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIdptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIdptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIdptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIdptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIdptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIdptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	500		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurIdptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIdptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.92 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.93 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	350.459595
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.94 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.95 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.96 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	0
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174}	{170, 172, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.97 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174}	{170, 172, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.98 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_lvrldptSigSV_Cnt_M_u08	0
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	2
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	0.587300003
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173, 174}	{170, 172, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1, 1}	{1, 1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	4	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.99 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	0.00999999978		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIdptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIdptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIdptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIdptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIdptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIdptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIdptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIdptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurIdptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIdptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✔
LoaMgr_LOASt_State_M_enum	4	4	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	4	4	✔
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{171, 172, 173}	{171, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	4	4	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.100 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	500
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	4	4	✔
LoaMgr_LOAST_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✔
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✖
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.101 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.102 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	367.258606
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	3
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173}	{170, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.103 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrLvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrLvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	1	✗
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOASt_State_M_enum	2	2	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	1	1	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgtnResp_Cnt_M_u08	2	2	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	0	0	✓



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	3	3	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	1	1 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	2	2	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
SwBasMtgn	1	SwBasMtgn	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.104 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	1	✖
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	1	1	✔
LoaMgr_lvrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_lvrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_lvrRespSV_Cnt_M_u08	0	0	✔
LoaMgr_LOASt_State_M_enum	2	2	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	2	2	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	3	3	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✖
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_lvrLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_LOASt_State_enum.value	2	2	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
SwBasMtgtn	1	SwBasMtgtn	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.105 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_Igc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	2
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_Igc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_Igc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_Igc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_Igc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrslsMotAgAvail_Cnt_M_Igc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgtnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_Igc	0
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	0
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_Igc	0
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_Igc	0
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFltThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_Igc	1
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_LOASt_State_M_enum	4	4	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	4	4	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{171, 172, 173}	{171, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	4	4	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.106 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurrdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurrdptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurrdptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurrdptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurrdptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurrdptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrdptSig_Cnt_u08	target_LoaMgr_Per1_MotCurrdptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.107 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	3
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	1
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	0.987299979		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrIldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	4	4	✔



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.108 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	1
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	0.00999999978
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOAST_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✖
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_LOAST_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 4.109 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	4
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	4
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	500
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	2
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_Igc	1	1	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 4.110 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	1
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 4.111 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	4
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	477.259705

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	4		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgIldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgIldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgIldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurIldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	1		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	1		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	1		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_IvtrIldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	4	4	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgIldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_lgc	1	1	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalclvtrState	2	CalclvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Case 5: Path Test

## Specification

Performance Metrics (With "None" Instrumentation  
and WithPS Environment)  
CPU Cycles:

TS 5.1 5012.00 Cycles  
TS 5.2 5012.00 Cycles  
TS 5.3 4974.00 Cycles  
TS 5.4 5006.00 Cycles  
TS 5.5 5028.00 Cycles  
TS 5.6 4926.00 Cycles  
TS 5.7 4920.00 Cycles  
TS 5.8 4909.00 Cycles  
TS 5.9 4551.00 Cycles  
TS 5.10 4962.00 Cycles  
TS 5.11 4930.00 Cycles  
TS 5.12 4930.00 Cycles  
TS 5.13 4952.00 Cycles  
TS 5.14 4914.00 Cycles  
TS 5.15 4894.00 Cycles  
TS 5.16 4969.00 Cycles  
TS 5.17 4934.00 Cycles  
TS 5.18 4934.00 Cycles  
TS 5.19 4987.00 Cycles  
TS 5.20 4941.00 Cycles  
TS 5.21 4925.00 Cycles  
TS 5.22 4908.00 Cycles  
TS 5.23 4951.00 Cycles  
TS 5.24 4961.00 Cycles

## Description

Vector Description:

TS5.1(HwTqldptSig\_Cnt\_T\_u08 > D\_MAXHWTQIDPTSIGALLWD\_CNT\_U08)==>True  
TS5.2(MtrPosldptSig\_Cnt\_T\_u08 > D\_MAXMOTPOSNDPTSIGALLWD\_CNT\_U08)==>True  
TS5.3(MotCurldptSig\_Cnt\_T\_u08 > D\_MAXMOTCURRIDPTSIGALLWD\_CNT\_U08)==>True  
TS5.4(LoaMgr\_LOASt\_State\_M\_enum == LOAST\_FADEOUT)==>True  
TS5.5(LoaMgr\_LOASt\_State\_M\_enum == LOAST\_SWBASDMGTGTN)==>True  
TS5.6(LoaMgr\_LOASt\_State\_M\_enum == LOAST\_REDCD)==>True  
TS5.7(LoaMgr\_LOASt\_State\_M\_enum == LOAST\_NORM)==>True  
TS5.8(SteerMod\_Cnt\_T\_enum == STEERMOD\_FULLYATNMS)==>True  
TS5.9"default:  
LoaMgr\_LOASt\_State\_M\_enum = LOAST\_FADEOUT==>True"  
TS5.10(SteerMod\_Cnt\_T\_enum == STEERMOD\_FULLYATNMS)==>True  
TS5.11(NewValFlag\_Cnt\_T\_lgc == TRUE) ==>True && (k\_LoaMgr\_CurrIvtrMtgtnScaZeroEn\_Cnt\_lgc == TRUE)==>True  
TS5.12(NewValFlag\_Cnt\_T\_lgc == TRUE) ==>False && (k\_LoaMgr\_CurrIvtrMtgtnScaZeroEn\_Cnt\_lgc == TRUE))  
TS5.13(NewValFlag\_Cnt\_T\_lgc == TRUE)==>F && (k\_LoaMgr\_MotCurrMtgtnScaZeroEn\_Cnt\_lgc == TRUE))  
TS5.14(NewValFlag\_Cnt\_T\_lgc == TRUE) ==>T && (k\_LoaMgr\_MotCurrMtgtnScaZeroEn\_Cnt\_lgc == TRUE)==>T  
TS5.15(NewValFlag\_Cnt\_T\_lgc == TRUE>T && (k\_LoaMgr\_MotCurrMtgtnScaZeroEn\_Cnt\_lgc == TRUE))==>F  
TS5.16(NewValFlag\_Cnt\_T\_lgc == TRUE)==>T && (k\_LoaMgr\_IvtrMtgtnScaZeroEn\_Cnt\_lgc == TRUE))==>F  
TS5.17(NewValFlag\_Cnt\_T\_lgc == TRUE)==>T && (k\_LoaMgr\_IvtrMtgtnScaZeroEn\_Cnt\_lgc == TRUE)) ==>T  
TS5.18(NewValFlag\_Cnt\_T\_lgc == TRUE)==>F && (k\_LoaMgr\_IvtrMtgtnScaZeroEn\_Cnt\_lgc == TRUE))  
TS5.19(LoaMgr\_HwTqLoaMtgtnEn\_Cnt\_M\_lgc == TRUE)==>T  
TS5.20(LoaMgr\_MotAgLoaMtgtnEn\_Cnt\_M\_lgc == TRUE)==>T  
TS5.21((k\_LoaMgr\_MotAgMtgtnScaZeroEn\_Cnt\_lgc == TRUE)==>T && (LoaMgr\_AgSV\_Cnt\_M\_lgc == FALSE))=>F  
TS5.22((k\_LoaMgr\_MotAgMtgtnScaZeroEn\_Cnt\_lgc == TRUE)==>T && (LoaMgr\_AgSV\_Cnt\_M\_lgc == FALSE))=>T  
TS5.23 (LoaMgr\_LoaRateLimit\_UlspS\_M\_f32<=0.01)=>T  
TS5.24(LoaMgr\_LoaScaleFctr\_Uls\_M\_f32<=0)=>F

## Test Step 5.1 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgtnRate_UlspS_f32	0.00999999978
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	0
k_LoaMgr_FadeOutStRate_UlspS_f32	0.00999999978
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	0
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	0.00999999978



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	0		
k_LoaMgr_IvtrIdptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrIdptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrIdptSigFltThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	0.00999999978		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_Igc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	0		
k_LoaMgr_MotAgIdptSig1NoSmaResp_Cnt_u08	0		
k_LoaMgr_MotAgIdptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotAgIdptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgIdptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	0.00999999978		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_Igc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	0		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0		
k_LoaMgr_MotCurIdptSig0Resp_Cnt_u08	0		
k_LoaMgr_MotCurIdptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurIdptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurIdptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	0.00999999978		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_Igc	0		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	0		
k_LoaMgr_RedcdStRate_UlspS_f32	0.00999999978		
k_LoaMgr_RedcdStSca_Uls_f32	0		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0		
target_LoaMgr_Per1_HwTqIdptSig_Cnt_u08.value	5		
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0		
target_LoaMgr_Per1_MotCurIdptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqIdptSig_Cnt_u08	target_LoaMgr_Per1_HwTqIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurIdptSig_Cnt_u08	target_LoaMgr_Per1_MotCurIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOAST_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 5.2 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_lvrIdptSigSV_Cnt_M_u08	0
LoaMgr_lvrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvrRespSV_Cnt_M_u08	0
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	0.00999999978
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	0
k_LoaMgr_FadeOutStRate_UlspS_f32	0.00999999978
k_LoaMgr_HwTqIdptSig0TloaAvailResp_Cnt_u08	0
k_LoaMgr_HwTqIdptSig1NoTloaResp_Cnt_u08	0
k_LoaMgr_HwTqIdptSig1TloaAvailResp_Cnt_u08	0
k_LoaMgr_HwTqIdptSig2TloaDiResp_Cnt_u08	0
k_LoaMgr_HwTqIdptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqIdptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqIdptSigFitThd_Cnt_u08	0
k_LoaMgr_HwTqIdptSigFitThd_Cnt_u08	0
k_LoaMgr_HwTqMtgnRate_UlspS_f32	0.00999999978
k_LoaMgr_HwTqMtgnSca_Uls_f32	0
k_LoaMgr_lvrIdptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrIdptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrIdptSigFitThd_Cnt_u08	0
k_LoaMgr_lvrMtgnRate_UlspS_f32	0.00999999978
k_LoaMgr_lvrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvrMtgnSca_Uls_f32	0
k_LoaMgr_MotAgIdptSig1NoSmaResp_Cnt_u08	0
k_LoaMgr_MotAgIdptSig2Resp_Cnt_u08	0
k_LoaMgr_MotAgIdptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgIdptSigFitThd_Cnt_u08	0
k_LoaMgr_MotAgMtgnRate_UlspS_f32	0.00999999978
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	0
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	0.00999999978		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	0		
k_LoaMgr_RedcdStRate_UlspS_f32	0.00999999978		
k_LoaMgr_RedcdStSca_Uls_f32	0		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0		
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	4		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	0		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✔
LoaMgr_lvtrldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_lvtrRespSV_Cnt_M_u08	5	5	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✔
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✔
LoaMgr_TloaDi_Cnt_M_lgc	0	0	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 174}	{170, 172, 174}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✖
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 5.3 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	0
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	0.00999999978
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	0
k_LoaMgr_FadeOutStRate_UlspS_f32	0.00999999978
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	0
k_LoaMgr_HwTqMtgnRate_UlspS_f32	0.00999999978
k_LoaMgr_HwTqMtgnSca_Uls_f32	0
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	0.00999999978
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	0
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	0
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	0
k_LoaMgr_MotAgMtgnRate_UlspS_f32	0.00999999978
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	0
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	0.00999999978
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotCurrMtgnSca_Uls_f32	0
k_LoaMgr_RedcdStRate_UlspS_f32	0.00999999978
k_LoaMgr_RedcdStSca_Uls_f32	0
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	3
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	0
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	0
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	5	5	✓
LoaMgr_LOASt_State_M_enum	5	5	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0	0	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	5	5	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	0	0	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 172, 173}	{170, 172, 173}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0	0 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 5.4 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	3
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOAST_State_M_enum	3	3	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	1	1	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	3	3	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	3	3	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	1	1 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOAST_State_enum.value	3	3	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 5.5 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrLvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrLvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	1	✗
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOASt_State_M_enum	2	2	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	1	1	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgtnResp_Cnt_M_u08	2	2	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	0	0	✓



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	3	3	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	1	1 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	2	2	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
SwBasMtgn	1	SwBasMtgn	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 5.6 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	1		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	1	1	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOASt_State_M_enum	1	1	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	1	1	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	1	1	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	1	1 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	1	1	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530

LoaMgr\_Per1



## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 5.7 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurldptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOASt_State_M_enum	0	0	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	0	0	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	0	0	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 5.8 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	1
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOASt_State_M_enum	1	1	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	1	1	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	1	1	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 5.9 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	5
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrLvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrLvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	1		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFitThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✔
LoaMgr_LOASt_State_M_enum	5	5	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	5	5	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	5	5	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 173, 174}	{170, 173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1, 1}	{1, 1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	5	5	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	3	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 5.10 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqlldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqlldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqlldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	1	✗
LoaMgr_HwTqlldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_lvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_lvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOAST_State_M_enum	2	2	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	2	2	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	3	3	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOAST_State_enum.value	2	2	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
SwBasMtgtn	1	SwBasMtgtn	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 5.11 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_Igc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_Igc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_Igc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_Igc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_Igc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrslsMotAgAvail_Cnt_M_Igc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgtnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_Igc	1
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_Igc	0
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_Igc	0
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFltThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_Igc	1
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	1	✗
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOASt_State_M_enum	2	2	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	2	2	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	3	3	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	2	2	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
SwBasMtgn	1	SwBasMtgn	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Test Step 5.12 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	3
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	1	✖
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✔
LoaMgr_LOAST_State_M_enum	2	2	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	1	1	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	2	2	✔
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✔
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	3	3	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✖
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	1	1 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✔
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✔
target_LoaMgr_Per1_LOAST_State_enum.value	2	2	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✔

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
SwBasMtgn	1	SwBasMtgn	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 5.13 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_Igc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_Igc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	1	✗
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOAST_State_M_enum	2	2	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	1	1	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgtnResp_Cnt_M_u08	2	2	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotAgRespSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	1	1 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	2	2	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
SwBasMtgn	1	SwBasMtgn	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 5.14 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	2
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0		
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2		
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqlcptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqlcptSig_Cnt_u08	target_LoaMgr_Per1_HwTqlcptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	1	✖
LoaMgr_HwTqlcptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✔
LoaMgr_LOASt_State_M_enum	2	2	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	2	2	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✖
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_LOASt_State_enum.value	2	2	✔
target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc.value	1	1	✔



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
SwBasMtgtn	1	SwBasMtgtn	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 5.15 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrslsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	2
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgtnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	2
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFltThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	1	✗
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOASt_State_M_enum	2	2	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	1	1	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	2	2	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	1	1 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	2	2	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	1	1	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
SwBasMtgn	1	SwBasMtgn	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 5.16 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_lvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	1	✖
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_LOAST_State_M_enum	2	2	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	1	1	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	2	2	✔
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✔
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✔
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	2	2	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✖
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	1	1 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✔
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	1	1	✔
target_LoaMgr_Per1_LOAST_State_enum.value	2	2	✔
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✔
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✔

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
SwBasMtgn	1	SwBasMtgn	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 5.17 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_Igc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_Igc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1		
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_IvtrMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	1	✗
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	2	2	✓
LoaMgr_LOAST_State_M_enum	2	2	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	2	2	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotAgRespSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	2	2	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_LOASt_State_enum.value	2	2	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
SwBasMtgn	1	SwBasMtgn	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 5.18 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	1
LoaMgr_IvtrRespSV_Cnt_M_u08	2
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	2
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0		
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurridptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	1	✖
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	1	1	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	2	2	✔
LoaMgr_LOAST_State_M_enum	2	2	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	1	1	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgtnResp_Cnt_M_u08	2	2	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotAgRespSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✔
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_lgc	0	0	✔
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✔
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✔
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✔
LoaMgr_VltgMdSrcSV_Cnt_M_u08	2	2	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✔
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✖
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✔
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	1	1 ± 0.01	✔
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✔
target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc.value	1	1	✔
target_LoaMgr_Per1_LOAST_State_enum.value	2	2	✔
target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc.value	0	0	✔
target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc.value	0	0	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
SwBasMtgtn	1	SwBasMtgtn	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

## Test Step 5.19 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_Igc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_Igc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_Igc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_Igc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	0
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_Igc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrslsMotAgAvail_Cnt_M_Igc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgtnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_Igc	0
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_Igc	0
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_Igc	0
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFltThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_Igc	1
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	1	✗
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	2	2	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOASt_State_M_enum	2	2	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	1	1	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	2	2	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	1	1 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	2	2	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
SwBasMtgn	1	SwBasMtgn	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 5.20 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOASt_State_M_enum	2	2	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	2	2	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	2	2	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
SwBasMtgn	1	SwBasMtgn	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 5.21 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	1
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1		
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1		
k_LoaMgr_FadeOutStRate_UlspS_f32	1		
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2		
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1		
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0		
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0		
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1		
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1		
k_LoaMgr_HwTqMtgnSca_Uls_f32	1		
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0		
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0		
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1		
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0		
k_LoaMgr_IvtrMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotAgMtgnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✔
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✔
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✔
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✔
LoaMgr_LOAST_State_M_enum	2	2	✔
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✔
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✔
LoaMgr_MaxMtgnResp_Cnt_M_u08	2	2	✔
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✔
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	1	1	✔

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Actual Value	Expected Value	Result
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	2	2	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
SwBasMtgn	1	SwBasMtgn	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 5.22 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	0
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	1
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFitThd_Cnt_u08	0
k_LoaMgr_IvtrMtgnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgnScaZeroEn_Cnt_lgc	0

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5		
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1		
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0		
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2		
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1		
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig0Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig1Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSig2Resp_Cnt_u08	0		
k_LoaMgr_MotCurldptSigFltThd_Cnt_u08	0		
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1		
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1		
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1		
k_LoaMgr_RedcdStRate_UlspS_f32	1		
k_LoaMgr_RedcdStSca_Uls_f32	1		
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0		
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2		
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	1		
target_LoaMgr_Per1_MotCurldptSig_Cnt_u08.value	0		
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1		
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2		
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0		
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurldptSig_Cnt_u08	target_LoaMgr_Per1_MotCurldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	1	1	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOASt_State_M_enum	2	2	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	500	500	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgtnResp_Cnt_M_u08	2	2	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurldptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	500	500 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgtnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgtnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	2	2	✓
target_LoaMgr_Per1_MotAgLoaMtgtnEn_Cnt_lgc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgtnEn_Cnt_lgc.value	0	0	✓

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
SwBasMtgtn	1	SwBasMtgtn	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

Test Step 5.23 (Repeat Count = 1)	
Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	1
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1
LoaMgr_IvtrLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_IvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	2
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgtnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	3
LoaMgr_SnsrslsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrIvtrMtgtnRate_UlspS_f32	1
k_LoaMgr_CurrIvtrMtgtnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrIvtrMtgtnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	0
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFltThd_Cnt_u08	1
k_LoaMgr_HwTqMtgtnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgtnSca_Uls_f32	1
k_LoaMgr_IvtrldptSig1Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSig2Resp_Cnt_u08	0
k_LoaMgr_IvtrldptSigFltThd_Cnt_u08	0
k_LoaMgr_IvtrMtgtnRate_UlspS_f32	1
k_LoaMgr_IvtrMtgtnScaZeroEn_Cnt_lgc	0
k_LoaMgr_IvtrMtgtnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFltThd_Cnt_u08	2
k_LoaMgr_MotAgMtgtnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgtnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotAgMtgtnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFltThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgtnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgtnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgtnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	1



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_Igc.value	1
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	2
target_LoaMgr_Per1_TloaAvail_Cnt_Igc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_Igc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOASt_State_enum	target_LoaMgr_Per1_LOASt_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_Igc	target_LoaMgr_Per1_LoaScaDi_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosldptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_Igc	target_LoaMgr_Per1_TloaAvail_Cnt_Igc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_Igc	target_LoaMgr_Per1_TloaDi_Cnt_Igc

Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	0	0	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOASt_State_M_enum	3	3	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	0.00999999978	0.00999999978	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	1	1	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	3	3	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_Igc	1	1	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	2	2	✓
LoaMgr_MotCurridptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_Igc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	3	3	✓
LoaMgr_TloaAvail_Cnt_M_Igc	0	0	✓
LoaMgr_TloaDi_Cnt_M_Igc	1	1	✓
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	0.00999999978	0.00999999978 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	1	1 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_Igc.value	0	0	✓
target_LoaMgr_Per1_LOASt_State_enum.value	3	3	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_Igc.value	1	1	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_Igc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalcIvtrState	2	CalcIvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓



# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

## Test Step 5.24 (Repeat Count = 1)

Name	Input Value
LoaMgr_AgSV_Cnt_M_lgc	0
LoaMgr_HwTqldptSigSV_Cnt_M_u08	1
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_HwTqRespSV_Cnt_M_u08	0
LoaMgr_lvrldptSigSV_Cnt_M_u08	1
LoaMgr_lvtrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_lvtrRespSV_Cnt_M_u08	0
LoaMgr_MotAgldptSigSV_Cnt_M_u08	1
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotAgRespSV_Cnt_M_u08	1
LoaMgr_MotCurridptSigSV_Cnt_M_u08	2
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0
LoaMgr_MotCurrRespSV_Cnt_M_u08	1
LoaMgr_SnsrIsMotAgAvail_Cnt_M_lgc	1
LoaMgr_VltgMdSrcSV_Cnt_M_u08	1
Rte_Inst_Ap_LoaMgr	target_Rte_Inst_Ap_LoaMgr
k_LoaMgr_CurrlvtrMtgnRate_UlspS_f32	1
k_LoaMgr_CurrlvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_CurrlvtrMtgnSca_Uls_f32	1
k_LoaMgr_FadeOutStRate_UlspS_f32	0
k_LoaMgr_HwTqldptSig0TloaAvailResp_Cnt_u08	2
k_LoaMgr_HwTqldptSig1NoTloaResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig1TloaAvailResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaDiResp_Cnt_u08	1
k_LoaMgr_HwTqldptSig2TloaEnaResp_Cnt_u08	0
k_LoaMgr_HwTqldptSig4Resp_Cnt_u08	0
k_LoaMgr_HwTqldptSigFitThd_Cnt_u08	1
k_LoaMgr_HwTqMtgnRate_UlspS_f32	1
k_LoaMgr_HwTqMtgnSca_Uls_f32	1
k_LoaMgr_lvrldptSig1Resp_Cnt_u08	0
k_LoaMgr_lvrldptSig2Resp_Cnt_u08	0
k_LoaMgr_lvrldptSigFitThd_Cnt_u08	0
k_LoaMgr_lvtrMtgnRate_UlspS_f32	1
k_LoaMgr_lvtrMtgnScaZeroEn_Cnt_lgc	0
k_LoaMgr_lvtrMtgnSca_Uls_f32	1
k_LoaMgr_MotAgldptSig1NoSmaResp_Cnt_u08	5
k_LoaMgr_MotAgldptSig2Resp_Cnt_u08	1
k_LoaMgr_MotAgldptSig3Resp_Cnt_u08	0
k_LoaMgr_MotAgldptSigFitThd_Cnt_u08	2
k_LoaMgr_MotAgMtgnRate_UlspS_f32	1
k_LoaMgr_MotAgMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotAgMtgnSca_Uls_f32	1
k_LoaMgr_MotAgSmaAvailResp_Cnt_u08	0
k_LoaMgr_MotCurridptSig0Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig1Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSig2Resp_Cnt_u08	0
k_LoaMgr_MotCurridptSigFitThd_Cnt_u08	0
k_LoaMgr_MotCurrMtgnRate_UlspS_f32	1
k_LoaMgr_MotCurrMtgnScaZeroEn_Cnt_lgc	1
k_LoaMgr_MotCurrMtgnSca_Uls_f32	1
k_LoaMgr_RedcdStRate_UlspS_f32	1
k_LoaMgr_RedcdStSca_Uls_f32	0.123400003
target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc.value	0
target_LoaMgr_Per1_HwTqldptSig_Cnt_u08.value	2
target_LoaMgr_Per1_LoaScaDi_Cnt_lgc.value	0
target_LoaMgr_Per1_MotCurridptSig_Cnt_u08.value	0
target_LoaMgr_Per1_MtrPosldptSig_Cnt_u08.value	1
target_LoaMgr_Per1_SteerMod_Cnt_enum.value	0
target_LoaMgr_Per1_TloaAvail_Cnt_lgc.value	0
target_LoaMgr_Per1_TloaDi_Cnt_lgc.value	1
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr1Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc	target_LoaMgr_Per1_DiagcStslvtr2Inactv_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqldptSig_Cnt_u08	target_LoaMgr_Per1_HwTqldptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_lvtrLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LOAST_State_enum	target_LoaMgr_Per1_LOAST_State_enum
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_LoaScaDi_Cnt_lgc	target_LoaMgr_Per1_LoaScaDi_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurridptSig_Cnt_u08	target_LoaMgr_Per1_MotCurridptSig_Cnt_u08
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc	target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc

# TEST DETAILS REPORT

2018-05-18, 17:54:37+0530



LoaMgr\_Per1

Name	Input Value		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_MtrPosIdptSig_Cnt_u08	target_LoaMgr_Per1_MtrPosIdptSig_Cnt_u08		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_SteerMod_Cnt_enum	target_LoaMgr_Per1_SteerMod_Cnt_enum		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaAvail_Cnt_lgc	target_LoaMgr_Per1_TloaAvail_Cnt_lgc		
target_Rte_Inst_Ap_LoaMgr.LoaMgr_Per1_TloaDi_Cnt_lgc	target_LoaMgr_Per1_TloaDi_Cnt_lgc		
Name	Actual Value	Expected Value	Result
LoaMgr_AgSV_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_HwTqLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_HwTqRespSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_IvtrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_IvtrRespSV_Cnt_M_u08	0	0	✓
LoaMgr_LOAST_State_M_enum	1	1	✓
LoaMgr_LoaRateLimit_UlspS_M_f32	1	1	✓
LoaMgr_LoaScaleFctr_Uls_M_f32	0.123400003	0.123400003	✓
LoaMgr_MaxMtgnResp_Cnt_M_u08	1	1	✓
LoaMgr_MotAgIdptSigSV_Cnt_M_u08	1	1	✓
LoaMgr_MotAgLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotAgRespSV_Cnt_M_u08	1	1	✓
LoaMgr_MotCurrIdptSigSV_Cnt_M_u08	0	0	✓
LoaMgr_MotCurrLoaMtgnEn_Cnt_M_lgc	0	0	✓
LoaMgr_MotCurrRespSV_Cnt_M_u08	1	1	✓
LoaMgr_TloaAvail_Cnt_M_lgc	0	0	✓
LoaMgr_TloaDi_Cnt_M_lgc	1	1	✓
LoaMgr_VitgMdSrcSV_Cnt_M_u08	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{173, 174}	{173, 174}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{1, 1}	{0, 0, 0, 0}	✗
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{1, 1}	{1, 1}	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32(data)	1	1 ± 0.01	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32(data)	0.123400003	0.123400003 ± 0.001	✓
target_LoaMgr_Per1_HwTqLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_IvtrLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_LOAST_State_enum.value	1	1	✓
target_LoaMgr_Per1_MotAgLoaMtgnEn_Cnt_lgc.value	0	0	✓
target_LoaMgr_Per1_MotCurrLoaMtgnEn_Cnt_lgc.value	0	0	✓

Test Step Call Trace				
Actual Function	Count	Expected Function	Count	Result
CalclvtrState	2	CalclvtrState	2	✓
LatchInputs	1	LatchInputs	1	✓
RqstRespConds	1	RqstRespConds	1	✓
RqstHwTqResp	1	RqstHwTqResp	1	✓
ArbResp	1	ArbResp	1	✓
ChooseFinalResp	1	ChooseFinalResp	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	2	✓
AssignScale	1	AssignScale	1	✓
Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Enter_Ap_LoaMgr_EaLoaScaleAndRate	1	✓
Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	Rte_Write_Ap_LoaMgr_LoaRateLimit_UlspS_f32	1	✓
Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	Rte_Write_Ap_LoaMgr_LoaScaleFctr_Uls_f32	1	✓
Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	Rte_Exit_Ap_LoaMgr_EaLoaScaleAndRate	1	✓

# TEST DETAILS REPORT

2018-05-18, 17:55:37+0530



LoaMgr\_Init1

Project	SF049A_LoaMg
Module	LoaMgr
Test Object	LoaMgr_Init1

## Instrumentation: Test Object Only

Statement (C0) Coverage	100 %
Branch (C1) Coverage	100 %

## Statistics

Total Testcases	1
Successful	1 ✓
Failed	0
Not Executed	0

## Module Properties

Project Root Directory	D:\Synergy_Work_Area\LoaMgr_SF049A_4.3.0_0_NoUTP
Configuration File	D:\Synergy_Work_Area\LoaMgr_SF049A_4.3.0_0_NoUTP\tessy\config\configuration.xml
Target Environment	GNU GCC Eclipse CDT (Default)
Kind of Test	Unit Test
Linker Options	
Source File(s)	
File	\$(PROJECTROOT)\LoaMgr\src\Ap_LoaMgr.c
Compiler Options	-D_DATA_ACCESS= -Dconst= -I\$(PROJECTROOT)\LoaMgr\tools\contract -I\$(PROJECTROOT)\LoaMgr\tools\contract\Ap_LoaMgr -I\$(PROJECTROOT)\NxtrLib\include -I\$(PROJECTROOT)\StdDef\include -I\$(ProgramW6432)\Texas Instruments\ccsv4\tools\compiler\tms470_4.9.5\include

## Comments/Description/Specification

Name	Text
------	------

# TEST DETAILS REPORT

2018-05-18, 17:55:37+0530



LoaMgr\_Init1

Module 'LoaMgr'

\*\*\*\*\*Unit Test Information\*\*\*\*\*  
Name of Tester:Pradnya Mhetre  
Code File(s) Under Test:Ap\_LoaMgr.c  
Code File(s) Version:11  
Module Design Version:9  
Requirement Document Version:NA  
Data Dictionary Version:8  
Unit Test Plan Version:5  
Optimization Level:Ogeneral  
Compiler (CodeGen) Version:TMS470\_4.9.5  
Model Type:None  
Model Version:Nexteer EPS Unit Test Tool 1.0  
Total FLASH Used (Bytes):2244  
Total RAM Used (Bytes):27  
Total CALS Used (Bytes):76  
Special Test Requirements:NA  
Test Date:5/18/2018  
Comments:  
Note1:Inline functions defined in 'globalmacro.h' are not unit tested.  
Note2:The Expected output calculated from MATLAB model.  
Note3:Local functions ""LatchInputs()"" ""RqstRespConds()"" ""ArbResp()"" ""AssignScale()"" ""RqstHwTqResp()"" ""ChooseFinalResp()"" and ""SwBasMtgtn()"" are not tested individually as they are tested in "LoaMgr\_Per1" function.  
Please refer snapshot "LoaMgr\_Per1\_Coverage" for the same.  
Note4:In CSV\_9 and CSV\_10,value for boolean variable ""DiagcStslvtr1Inactv"" given in "Simdata" is in float.  
Hence input values for "DiagcStslvtr1Inactv" are captured from Matlab design and given in Tessa for those test steps.  
Note5: Out of range value is given to the variable ""HwTqldptSig\_Cnt\_u08=5"" over the DD range {0,4}, to cover the path at src line no.908 in TS5.1  
Note6: Out of range value is given to the variable ""MtrPosldptSig\_Cnt\_u08=4"" over the DD range {0,3}, to cover the path at src line no.918 in TS5.2  
Note7: Out of range value is given to the variable ""MotCurldptSig\_Cnt\_u08=3"" over the DD range {0,2}, to cover the path at src line no.928 in TS5.3  
Note8:Output variable "LoaMgr\_AgSV\_Cnt\_M\_lgc" is failing because of Source Model Mismatch at src line no.1503  
Anomaly EA3#20083 is logged for the same.  
Note9:Parameter of "Rte\_Call\_NxtrDiagMgr\_SetNTCStatus" "Param\_Cnt\_T\_u08" is failing because of Source Model Mismatch.  
Anomaly EA3#20083 is logged for the same.  
Note10:Output variable "LoaMgr\_VltgMdSrcSV\_Cnt\_M\_u08" is going out of range as [0 3] over DD range [0 1] in PRM test vector TS4.103  
Anomaly EA3#20083 is logged for the same.  
Note11: ""CBD\_Sandbox\_dbg.map"" map file is embedded for reference.  
\*\*\*\*\*

Attributes	
Name	Value
Compiler Install Path	\$(ProgramW6432)\Texas Instruments\ccsv4\tools\compiler\tms470_4.9.5\include
Float Precision	9

## Test Case 1: PRM Range Test

Specification	Performance Metrics (With "None" Instrumentation and WithPS Environment) CPU Cycles:
	TS 1.1 2849.00 Cycles TS 1.2 2849.00 Cycles
Description	Vector Description  TS1.1 k_LoaMgr_SnsrlsMotAgAvail_Cnt_lgc=>Min/Default TS1.2 k_LoaMgr_SnsrlsMotAgAvail_Cnt_lgc=>Max

## Test Step 1.1 (Repeat Count = 1)

Name	Input Value		
k_LoaMgr_SnsrlsMotAgAvail_Cnt_lgc	0		
Name	Actual Value	Expected Value	Result
LoaMgr_HwTqldptSigSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3	3	✓
LoaMgr_MotCurrdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	0	0	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 171, 172, 173, 174, 175}	{170, 171, 172, 173, 174, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{0, 0, 0, 0, 0, 0}	{0, 0, 0, 0, 0, 0}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{0, 0, 0, 0, 0, 0}	{0, 0, 0, 0, 0, 0}	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	6	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	6	✓

## Test Step 1.2 (Repeat Count = 1)

Name	Input Value		
k_LoaMgr_SnsrlsMotAgAvail_Cnt_lgc	1		
Name	Actual Value	Expected Value	Result
LoaMgr_HwTqldptSigSV_Cnt_M_u08	4	4	✓
LoaMgr_IvtrldptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_MotAgldptSigSV_Cnt_M_u08	3	3	✓
LoaMgr_MotCurrdptSigSV_Cnt_M_u08	2	2	✓
LoaMgr_SnsrlsMotAgAvail_Cnt_M_lgc	1	1	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(NTC_Cnt_T_enum)	{170, 171, 172, 173, 174, 175}	{170, 171, 172, 173, 174, 175}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Param_Cnt_T_u08)	{0, 0, 0, 0, 0, 0}	{0, 0, 0, 0, 0, 0}	✓
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus(Status_Cnt_T_enum)	{0, 0, 0, 0, 0, 0}	{0, 0, 0, 0, 0, 0}	✓

## Test Step Call Trace

Actual Function	Count	Expected Function	Count	Result
Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	6	Rte_Call_Ap_LoaMgr_NxtrDiagMgr_SetNTCStatus	6	✓