EE301

Course Project


Design of cascode amplifier and cascode current mirror in schematic and layout

Manan Dangwal (2021EEB1186)


Objective: Design of cascode amplifier and cascode current mirror in schematic and layout using LTSpice and Magic tools in 180 nm (supply 1.8 V) technology and only schematic of cascode amplifier, beta multiplier and cascode current mirror in 22 nm (supply 0.8 V) technology node to see the effect of lowering the technology node.

Circuits [180nm]:


Beta Multiplier:



The Vbiasp obtained via simulation was 1.197V.



Cascode Current Mirror:



The bias voltages obtained were:

Vbias1 = 1.16V


Vbias2 = 1.06V

Vbias3 = 629mV

Vbias4 = 652mV

These are the voltages used to bias the transistors in the cascode amplifier.

Cascode Amplifier:



Calculations:


```
Given, Av : 20 V/V
     CL = IPF
    Nob = 1.8 V ( for 180 nm)
  Since the power limit is Smw for the amplifier,
  we get a limit on the maximum possible aurent
     20 I Duet = Punca - 2.78 m A
         Jones = 2.78 m A
         IN < 2:78 mA
   Secondly, for a unity gain blu more than 500kHz,
      - furth = 1
2 Rostes
       => Pas < 318.3KJZ
   Sine Av = gm. Rook, we get a sinilar
     condition for gm of the chet.
        gm > 62.83 as
 These conditions med to be met to greach the
  design specifications.
```

To operate mosfets in Saturation, (nma) Vas Ngs - Vth INPRI > Indr - Intrb (Cbwoz) By iterative tweating of w and L for the 4 $\frac{1.8V}{MIL} = \frac{2212}{212}$ MOSFETS, The Bode plot of this Trook starts at 26 dB (20 VIV), and has a unity gain blu of 5.32 MHZ Thus all the conditions are met for the The derain current swings around 10.7 seA.

Power Dissipation & Smw

Results:

- Gain = 26 dB = 19.95 V/V
- Unity Gain Bandwidth = 5.32 MHz
- Power Dissipation = $19.4 \mu W$




Output Voltage, sine with amplitude almost 200 mV

Input was a sine wave with amplitude 10 mV

The frequency response is shown below:







The corresponding LTSpice file is attached in the zip.

Circuits [22nm]:


Beta Multiplier:



The Vbiasp is 248.5mV.



Cascode Current Mirror:



The bias voltages obtained were:

Vbias1 = 244.3 mV


Vbias2 = 138mV

Vbias3 = 591.8mV

Vbias4 = 584.5mV


These are the voltages used to bias the transistors in the cascode amplifier.

Cascode Amplifier:



Calculations:


The initial set of calculations remain constant (that is, power dissipation constraint, current constraint, UGB constraint). Other calculations are given below:




Results:

- Gain = 25.94 dB = 19.82 V/V
- Unity Gain Bandwidth = 7.88 MHz
- Power Dissipation = $7.15 \mu W$

The frequency response is shown below:





Thus, both the circuits work as required within the specified parameters.

Magic Layout for 180nm:

