

- Q3) A barrel shifter is a combinational shifter that rotates an arbitrary number of bits. A barrel shifter is often used to shift and rotate n-bits in modern microprocessors, typically within a single clock cycle. Design a barrel shifter that takes in 8-bit data input and a 3 bit control signal, shift which specifies the amount to be rotated.
 - (a) Write a verilog description using case statement

```
`timescale 1ns / 1ps
//Q3a - Barrel Shifter using case statement.
//Barrel shifter is a combinational circuit that performs ROR operation.
module barrelshifter(
    output reg [7:0] data out, //Data Output (8bits)
    input [7:0] data_in,
                               //Data Input (8bits)
    input [2:0] shift
                               //Shift control
    always @(*) //Combinational Circuit
        case(shift)
/*Using case statement to infer a MUX that selects the corresponding bits
from input*/
        3'b000: data_out = data_in;
                                                       //No rotate
        3'b001: data_out = {data_in[0],data_in[7:1]}; //Right Rotate by 1
        3'b010: data_out = {data_in[1:0], data_in[7:2]};//Right Rotate by 2
        3'b011: data_out = {data_in[2:0], data_in[7:3]}; //Right Rotate by 3
        3'b100: data_out = {data_in[3:0], data_in[7:4]}; //Right Rotate by 4
        3'b101: data_out = {data_in[4:0], data_in[7:5]};//Right Rotate by 5
        3'b110: data_out = {data_in[5:0],data_in[7:6]};//Right Rotate by 6
        3'b111: data out = {data in[6:0], data in[7]}; //Right Rotate by 7
        endcase
    end
endmodule
```






^1	Slice LUTs Slice		LUT as Logic	LUT Flip Flop Pairs	Bonded IOB
Name	(63400) (15850		(63400)	(63400)	(210)
···· 🔪 barrelshifter	12	3	12	12	


Setup	Hold			Pulse Width	
Worst Negative Slack (WNS): in	nf \	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	NA
Total Negative Slack (TNS): 0	.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	NA
Number of Failing Endpoints: 0	1	Number of Failing Endpoints:	0	Number of Failing Endpoints:	NA
Total Number of Endpoints: 8	1	Total Number of Endpoints:	8	Total Number of Endpoints:	NA

There are no user specified timing constraints.

(b) Alternatively, you may construct a barrel shifter circuit by stages. In the n-th stage, the input signal is either passed directly to output or rotated by 2n positions. The n-th stage is controlled by the n-th bit of the shift signal. Write a verilog code using this logic.

```
`timescale 1ns / 1ps
//Q3b Barrel Shifter using Stage wise Rotation
//It rotates in stages, wherein Nth stage right rotates by 2^N.
module barrelshifter(
    output reg [7:0] data out, //Data Output (8bits)
    input [7:0] data in,
                           //Data Input (8bits)
    input [2:0] shift
                           //Shift control
    );
    always @(*)
            begin
            data out = shift[0] ? {data_in[0],data_in[7:1]} : data_in;
          //Loads a right rotated by 1 version of input if LSB of shift is
1, else loads in the input directly
            data out = shift[1] ? {data out[1:0],data out[7:2]}: data out;
          //Right rotates by 2 if middle bit of shift is 1, else retains
the previous value
```





Name	Slice LUTs	Slice	LUT as Logic	LUT Flip Flop Pairs	Bonded IOB
	(63400)	(15850)	(63400)	(63400)	(210)
···· 🔰 barrelshifter	12	3	12	12	19

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	NA
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	NA
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	NA
Total Number of Endpoints:	8	Total Number of Endpoints:	8	Total Number of Endpoints:	NA


(c) List applications of barrel shifter Barrel Shifter is used in:


There are no user specified timing constraints.

1. Barrel shifter is used extensively in RISC architecture's ALU datapath to shift numbes. The

Q5

```
`timescale 1ns / 1ps
// Q5 Up Down Counter
// Counts up by 3 when enable=0 and up_downBar=1
// Counts down by 5 when enable=0 and up downBar=0
// Count value is retained when enable=1
// clearbar is fed as asynchronous clear
module counter up down(
    output reg [3:0] out,
                                           //Output of the counter
    input enable, clearBar, up downBar, clk
    always @(posedge clk, negedge clearBar)
    begin
    if(clearBar == 0) out<= 4'b0000;</pre>
                                       //To clear the output
    else begin
       case({enable,up_downBar})
       2'b00: out <= out-5;
                              //Down Count
       2'b01: out <= out+3;
                              //Up Count
       default: out <= out;</pre>
                              //Retain value
       endcase
       end
    end
endmodule
```





Design Timing Summary					
Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	NA
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	NA
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	NA

Total Number of Endpoints:

NA

Total Number of Endpoints: 16


There are no user specified timing constraints.


Total Number of Endpoints: 16

Q7

```
`timescale 1ns / 1ps
//Q7 Register Unit. Performs operations on bidirectional 8-bit bus.
module registerunit(
   inout [7:0] io bus, //Bidirectional bus
    input [2:0] mode input, //Mode Input
    input clk,
    input reset,
                        //Active low asynchronus reset
    input output_control //1 bit output control
   );
    reg[7:0] a,b; //Internal registers used for
    assign io bus = output control?b:8'bZZZZZZZ; //assigns the output
depending on output control value
   always @(posedge clk, negedge reset)
   begin
    if(reset==0) //used to reset a and b
        begin
        a <= 8'b00000000;
        b <= 8'b00000000;
        end
    else
        case(mode input)
        3'b000: b = a; //Do nothing. Holding the previous value
```

```
3'b001: begin //Right shift by 1 value
                 a = \{a[0], a[7:1]\};
                 b = a;
                 end
        3'b010: begin //Left shift by 1 value
                 a = \{a[6:0], a[7]\};
                 b = a;
                 end
        3'b011:
                 //8 bit Gray code upcount by 1
                 begin
                 a = a+1;
\{a[7], a[7]^a[6], a[6]^a[5], a[5]^a[4], a[4]^a[3], a[3]^a[2], a[2]^a[1], a[1]^a[0]
} ;
                 end
        3'b100: //8 bit Gray code downcount by 1
                 begin
                 a = a-1;
                 b =
\{a[7], a[7]^a[6], a[6]^a[5], a[5]^a[4], a[4]^a[3], a[3]^a[2], a[2]^a[1], a[1]^a[0]
} ;
                 end
        3'b101: begin //Bitwise NOT the register contents
                 a = \sim a;
                 b = a;
                 end
        3'b110: begin // Swapping right and left 4 bits
                 a = \{a[3:0], a[7:4]\};
                 b = a;
                 end
        3'b111: begin //parallel load to register
                 a = io bus;
                 b = a;
                 end
        endcase
    end
endmodule
```





\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Slice LUTs (63400)	Slice Registers (126800)	F7 Muxes (31700)	Slice (15850)	LUT as Logic (63400)	LUT Flip Flop Pairs (63400)	Bonded IOB (210)	BUFGCTRL (32)	
····· 闪 registerunit	49	16	7	16	49	49	14	1	

tup		Hold		Pulse Width	
Worst Negative Slack (WNS):	inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	NA
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	NA
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	NA
Total Number of Endpoints:	56	Total Number of Endpoints:	56	Total Number of Endpoints:	NA