ECE 4515: Digital Design 2

Project 1

Solving the Maclaurin Series of (e^x – 1) in a soft processor

Manav Bhavesh Shah
Bradley Department of Electrical and Computer Engineering
Virginia Polytechnic Institute and State University
Blacksburg, USA
manavbs28@vt.edu

"I have neither given nor received unauthorized assistance on this assignment."

February 14, 2025

~Manav Shah

1. Introduction

The purpose of this project is to solve the Maclaurin series $e^x - 1$ on a softcore processor deployed over the De1 SOC FPGA board.

A **softcore processor** is a processor which is built using the resources available in the programmable logic fabric of the FPGA. It is completely implemented using logic synthesis.

Bare metal Programming is generally referred to as the programming done without the dependance of any operating system. This type of programming interacts directly with the hardware, giving the programmer complete control.

The Maclurin series is approximated in polynomial form as shown in the formula given below.

$$e^{x} - 1 = \sum_{n=1}^{\infty} \frac{x^{n}}{n!} = x + \frac{x^{2}}{2} + \frac{x^{3}}{6} + \frac{x^{4}}{24} \dots$$

For the purposes of this project, we are allowed to approximate the result to the first 4 terms of the expansion formula. This region of interest for x ranging from -1 to 1 is used in the test stimulus provided to the solver. In a previous assignment, we worked on making a softcore processor with platform designer in Quartus. The same processor is being repurposed for this project with modifications on the amount of On-Chip ram, to allow enough space to import things like <math.h>, <altera_avalon_pio_regs.h> and <system.h>.

2. RTL View of components in Quartus project.




Fig. [1]. Quartus RTL view of top file

The solver module is the softcore processor which is instantiated in the top module of this Quartus project.




Fig. [2]. RTL view of Solver

'Solver' is the softcore CPU designed using platform designer.




Fig. [3]. RTL view of Monitor




Fig. [4]. RTL view of Hex Display

3. Softcore Processor Design

Designing a softcore processor provides a practical way to offload some of the design workload onto an FPGA, enabling the instantiation of a functional CPU within the SoC fabric to process information and 'solve' complex mathematical functions such as the Maclaurin series which require exponent and factorial calculations. Shown below is the complete capture of the 'solver' I built for this project by following the guidelines in HW2 Hello World.




Fig. [5]. Solver design in Platform Designer.

The On-Chip RAM is kept at 16kB

(optimizations in the C program were made to keep this number low).

4. C Program for solving Maclaurin Series.

without optimizations:

```
5. #include <system.h>
6. #include <altera avalon pio regs.h>
7. #include <math.h>
9. volatile unsigned long x;
10. volatile unsigned long result;
11. float x float;
12. float result float;
13.
14. float calc maclaurin(float f) {
15.
        float ans = f + (pow(f, 2)/2) + (pow(f, 3)/6) + (pow(f, 4)/24);
16.
        return ans;
17. }
18.
19. int main()
20. {
    while(1){
21.
22.
23.
           // Set Done = 1
             IOWR ALTERA AVALON PIO DATA (DONE PIO BASE, 1);
25.
26.
             // Check if Start signal is high
27.
             if(IORD ALTERA AVALON PIO DATA(START PIO BASE)){
28.
29.
                   // read the value of input x to variable x
30.
                   x = IORD ALTERA AVALON PIO DATA(X PIO BASE);
31.
32.
                   // convert unsigned long x to float x
33.
                   x float = *((float*)&x);
34.
35.
                   // write 0 to Done signal
36.
                   IOWR ALTERA AVALON PIO DATA (DONE PIO BASE, 0);
37.
38.
                   // calculate result (in float)
39.
                   result float = calc maclaurin(x float);
40.
41.
                   // convert result to unsigned long
42.
                   result = *((unsigned long*)&result float);
43.
44.
                   // write the result. (base address: 0x21020)
45.
                   IOWR ALTERA AVALON PIO DATA (RESULT PIO BASE, result);
46.
47.
                   // set done = 1
48.
                   IOWR ALTERA AVALON PIO DATA (DONE PIO BASE, 1);
49.
50.
      }
51. }
```

Optimizations:

To reduce the number of cycles of operation, I changed some aspects of the code:

- 1) Removed print statements used in debugging and removed <stdio.h>
- 2) Hard coded the formula for the 1st 4 terms in Maclaurin expansion and removed function calc_maclaurin(). This allowed me to remove <math.h>
- 3) Restricted the code to use only unsigned int and float data types.

```
4) #include <system.h>
5) #include <altera avalon pio regs.h>
7) volatile unsigned int x;
8) volatile unsigned int result;
9) float x float;
10)
        float result float;
11)
        int main()
12)
13)
              //printf("Hello From Manav's SOLVER Nios 2. \n");
14)
              //printf("This code is to solve the Macluarin Series upto first 4
  terms of the explansion formula. \n");
16)
17)
              while(1){
18)
19)
              // Set Done = 1
                IOWR ALTERA AVALON PIO DATA (DONE PIO BASE, 1);
20)
21)
22)
                // Check if Start signal is high
23)
                if(IORD ALTERA AVALON PIO DATA(START PIO BASE)){
24)
25)
                       // read the value of input x to variable x
26)
                       x = IORD ALTERA AVALON PIO DATA(X PIO BASE);
27)
                       //printf("The value of x is: %u. n'', x);
28)
29)
                       // convert unsigned long x to float x
30)
                      x float = *((float*)&x);
31)
                       // write 0 to Done signal
32)
                       IOWR ALTERA AVALON PIO DATA (DONE PIO BASE, 0);
33)
                       //printf("Done signal set to 1 for performing
34)
 calculations");
35)
36)
                       // calculate result (in float)
                       result float = (x float + ((x float*x float)/2)
  +((x float*x float*x float)/6) +((x float*x float*x float*x float)/24));
38)
                       // convert result to unsigned long
39)
40)
                       result = *((unsigned int*)&result float);
41)
                       // write the result. (base address: 0x21020)
42)
43)
                       IOWR ALTERA AVALON PIO DATA (RESULT PIO BASE, result);
44)
                       //printf("Result written");
45)
```

4. Results

a) Functional Results

For ease of illustration, this section is condensed into a table which encapsulates all the values for every test provided in the monitor module. The way the design works is the values of x (ranging from -1 to 1) are provided by the monitor module to the solver (which is the NIOS softcore processor "solver" running the C program).

The 2nd column shows the input x value as specified in the test stimulus. Column 3 shows the expected value of the Maclaurin series.

The Hex displays and LEDs show the result of every input 'x'. The switches SW0 to SW3 are used to toggle between these results and the values observed on the display are noted in the 4th column of the table given below. These HEX values need to be converted into decimal format which is done manually by using an online hex to decimal converter.


INDEX	Maclaurin Input (x)	Expected Values	Values on HEX display	Display Values in Float
0	-1	-0.625	bf200000	-0.625
1	-0.8	-0.548266667	bf0c5b64	-0.54826665
2	-0.6	-0.4506	bee6b506	-0.4506
3	-0.4	-0.3296	bea8c155	-0.3296
4	-0.3	-0.2591625	be84b0f2	-0.25916252
5	-0.2	-0.181266667	be399df8	-0.18126667
6	-0.1	-0.0951625	bdc2e48f	-0.0951625
7	0	0	0	0
8	0.1	0.105170833	3dd763cf	0.10517084
9	0.2	0.2214	3e62b6ae	0.22140001
10	0.3	0.3498375	3eb31de8	0.34983775
11	0.4	0.491733333	3efbc479	0.49173334
12	0.6	0.8214	3f524746	0.82139987
13	0.8	1.2224	3f9c779b	1.2224001
14	1	1.708333333	3fdaaaaa	1.7083334

This table verifies the functional correctness of the work done in this project since the values obtained by using the solver to obtain the approximation of the Maclaurin series are the same as the expected solution.

b) Temporal Results

The monitor counts the number of clock cycles required to complete the fourteen calculations. This value is stored at address 0xF of the results.

Initially, I was using multiple print statements for the sake of debugging the C program. Due to this the number of clock cycles required was higher. (2,500,101 Cycles)



The next step was removing the print statements and running bare metal code which was tested for its functional correctness in the prior run with multiple debug statements. This brough the number of cycles down to 2,078,022 Cycles.




To further optimize the code and reduce cycles, I altered the C program in the following ways:

- 1) Removed the function named calc_maclaurin and the math.h library. This function used pow() which was included via <math.h>
- 2) The first 4 terms of the Maclaurin series were directly coded in the program as follows:

```
result\_float = (x\_float + ((x\_float*x\_float)/2) + ((x\_float*x\_float*x\_float)/6) + ((x\_float*x\_float*x\_float*x\_float)/24));
```

3) Only unsigned int and float data types were used in the program.



These changes reduced the number of cycles required to 70,918.

c) Spatial Results

The area calculation is based on the resource usage of your implementation. Use the following formula to calculate the area of your design:

Flow Summary					
< <filter>></filter>					
Flow Status	Successful - Fri Feb 14 13:09:13 2025				
Quartus Prime Version	23.1std.1 Build 993 054/2024 SC Lite Edition				
Revision Name	solver				
Top-level Entity Name	top				
Family	Cyclone V				
Device	5CSEMA5F31C6				
Timing Models	Final				
Logic utilization (in ALMs)	1,692 / 32,070 (5 %)				
Total registers	2782				
Total pins	67 / 457 (15 %)				
Total virtual pins	0				
Total block memory bits	191,168 / 4,065,280 (5 %)				
Total DSP Blocks	0 / 87 (0 %)				
Total HSSI RX PCSs	0				
Total HSSI PMA RX Deserializers	0				
Total HSSI TX PCSs	0				
Total HSSI PMA TX Serializers	0				
Total PLLs	0/6(0%)				
Total DLLs	0 / 4 (0 %)				

5. Conclusion

This project helped me learn about the design and implementation of softcore processors in an FPGA. The bare metal programming optimizations were crucial in understanding the memory size and clock cycle requirements.