

Levels of Prog. languages

- ↳ low level
- ↳ high level
- It is a notation for writing prog which are specific specific of a comput<sup>n</sup>/algorithm.

### ① Low level languages

- ↑η
- optimal use of memory & processing time
- But takes ↑ time to write ∴ used for small codes

### ② High level language

- Fast development of large prog.
- ↓η
- Each Loc ~~represents~~ relates to 1 m/c instruct<sup>n</sup> code.

• Prog. language can also be

- ↳ compiler language
- ↳ Interpreter language.

### ① M/c language

- programming in m/c native code.
- consists of strings of 0 & 1
- ↑ mistakes can be done.

### ② Assembly language

- Symbolic represent<sup>n</sup> of m/c code, but computer cant understand it
- " design" of mem. loc"
- An instruct<sup>n</sup> to add can be:-  

$$\text{add B, A}$$

↓      ↓  
data source & save result in dest<sup>n</sup>
- This code is ~~refered to~~ Xlated to m/c lang. using assembler

↳ The code in assembly language = source code  
" " " m/c = object code

### ③ Compiler language → high level assembly lang.

- ↳ The program written is converted to m/c lang using compiler.
- ↳ After the source code is compiled, the object code can be executed anytime later.

### ④ Interpreter language

- Also a high level language.
- Uses interpreter program to execute user's prog.
- Interpreter converts the code line by line.

## 8085 Microprocessor → (Used in washing m/c, oven, mobile phones)

↳ 8 bit microprocessor by Intel

↳ 100% s/w compatible

↳ ↑ performance.

↳ 16 bit add. bus ∴  $2^{16}$  mem loc<sup>n</sup>

↳ 16 bit Prog Counter (PC)

↳ 16 bit stack ptr (SP)

Functional Unit → Architecture follows Von-Neuman Architecture

### • Registers


↳ It has built-in register array usually labelled as A (Accumulator), B, C, D, E, H & L.

↳ Special purpose registers are :- { PC (Prog. counter)  
16 bit { SP (stack pointer)  
8 bit - flag reg

- Accumulator (A)
  - ↳ 8 bit reg attached to the ALU.
  - ↳ Reg stores 18-bit result of data & performs arithmetic & logic operations.

- Register Pairs


Called general purpose registers



Temp Reg 8	
B 8	C 8
D 8	E 8
H 8	L 8
Stack Ptr (SP) 16	
P.C. 16	

- Stack Pointer

16 bit



Always  $\uparrow$  /  $\downarrow$  by 2 during PUSH & POP operation

holds add. of topmost entity of stack

[Increment/Decrement] is used to  $\uparrow$  or  $\downarrow$  value of SP

- Prog. Counter

Holds add. of next inst. to be executed

Microprocessor  $\uparrow$  the PC by 1 whenever an instruct<sup>n</sup> is being executed so that it can point to the next instruct<sup>n</sup> to be executed.

- Temporary Register

Holds temporary data of arithmetic & logic oper<sup>n</sup>


Holds intermediate results. Also holds data from general purpose registers

- Flag Reg


8 bit Reg

has 5 one bit FF which hold 0/1 based on result stored in accumulator


- 5 flip flops are
- Sign ( $S$ ): It tells sign of the result stored in Accumulator
  - Zero ( $Z$ ): Tells whether the result in acc. is zero or not after op<sup>n</sup>.  
If result = 0;  $Z=1$   
" " = 1;  $Z=0$
  - Aux. Carry (AC): Used in BCD op<sup>n</sup>; If carry is there in result  
 $\rightarrow AC=1$   
If no carry  $\rightarrow AC=0$
  - Parity (P): Tells parity of data stored in acc; Even parity = 1  
Odd parity = 0
  - Carry (C)




### Architecture



# Simplified Block Diagram of 8085



## Prog. Status Word (PSW)



- Inst. Reg (IR)**  
holds - the current inst. to be executed.

## Inst. Decoder

- Interprets - the contents of IR
- Generates m/c cycles based on the inst. in IR.
- M/c cycles are given to Timing & control unit

## • Timing & Control Unit

- ↳ Controls oper<sup>n</sup> of microprocessor & peripheral devices
- ↳ Based on n/c cycles received by int. decoder;  
it generates control signals.
- $S_0, S_1 \Rightarrow$  status signals
- ALE = Address latch enable
- $\overline{RD}$  = (Read, active low)
- $\overline{WR}$  = (Write, active low)
- $IO/\overline{M}$  = (I/O, Memory) and many more

## • Address latch

- ↳ Group of 8 buffers
- ↳ Upper-byte of 16 bit address is stored in it
- ↳ Add. is then given to peripherals

## • Address / Data latch


- ↳ lower byte of ~~add.~~<sup>16-bit</sup> add. is stored or 8 bit data is stored.
- It is decided by ALE signal.
  - If  $ALE=1 \Rightarrow$  It contains lower byte of address
  - If  $ALE=0 \Rightarrow$  It contains 8 bit data

## • Serial I/O controller

- Used to convert serial data to parallel and vice versa
- Microprocessor works with 8-bit parallel data.
- Serial I/O devices work with serial Xfer of data
- This unit is the interface b/w microprocessor & serial I/O devices.

## • Interrupt Controller

- receives interrupts as per priority and applies them to microprocessor.
- One outgoing signal called INTA = interrupt acknowledge.



INTR → when this is high, the processor does its work & sends an active low to INTA

## Addressing Modes of 8085 (Various formats for specifying operands is called addressing)

### ① Immediate Addressing

Data is immediately loaded to the destin<sup>n</sup>  
Eq → MVI R, data

### ② Register Addressing

Data is provided through registers  
Eq → MOV R1, R2


### ③ Direct Addressing

Data is directly sent to / received from accumulator  
Eq → IN 00D (I/P data from port 00D to accumulator)  
OUT 00A (0/P data from accumulator to port 00A and subsequently to o/p device)

- ④ Indirect Addressing
- Data is transferred from addrs. pointed by the data in reg to another.


MOV A, M

- 2 accesses are used :-  
 1<sup>st</sup> to extract address  
 2<sup>nd</sup> to " data
- Here, the effective address(EA) of operand is stored in register



### INSTRUCTION FORMAT

- Instruction is a command given to microprocessor to perform a specific task.
- Instruction has 2 parts



tells the opn<sup>n</sup> to be performed

- The operand may be directly or indirectly specified here.

Instructions can be of 3 types -

- ① One byte instruction
- ② 2 byte inst.
- ③ 3 byte inst.

① One byte instruction (for register to register transfer). (5)

Here opcode & operand are in the same byte.

Eg. (i)  $\text{MOV } \frac{\text{opcode}}{C}, \frac{\text{operand}}{A}$

equivalent binary code  $\rightarrow \underset{\text{mov}}{01\ 001\ 111} = 4F$  in hex.

$\text{MOV D, E} = 01\ 010\ 011$

(ii)  $\text{ADD } \frac{\text{opcode}}{B}, \frac{\text{operand}}{A}$

Here A is assumed. The contents of B are added to contents of A. 10000000.

Binary Code = ~~10100000~~ = 81H  
ADD H = 10000100

All reg, reg pair & oper have specific binary codes

B  $\rightarrow$  000  
C  $\rightarrow$  001  
D  $\rightarrow$  010  
E  $\rightarrow$  011  
H  $\rightarrow$  100  
L  $\rightarrow$  101  
A  $\rightarrow$  111

Reg. Pair

BC  $\rightarrow$  00  
DE  $\rightarrow$  01  
HL  $\rightarrow$  10

ADD  $\rightarrow$  10000sss  
MOV  $\rightarrow$  01 dddsss


② Two byte instructions

1st byte = Opcode  
2nd byte = operand

Eg. MVI A, data  
Move immediately

let data = 32H.

$\Rightarrow \text{MVI } \frac{A}{\text{byte 1 byte}}, \frac{32H}{\text{byte 2 byte}}$




This is represented in contiguous mem. loc".

③ Three byte instructions

1st byte = opcode

2nd & 3rd byte = 16 bit address  $\rightarrow$  Total 16 bit data



Eg. JMP

## INSTRUCTION SET OF 8085

### ① Data Xfer instructions

- (i) MOV B, C
- (ii) MVI B, 57H → data
- (iii) LDA 20H → 16 bit addr. of mem-loc<sup>n</sup>
- (iv) LHLD 16 bit addr. (load H & L seg)
- (v) STA 16 bit addr (Store accumulator direct in memory)  
Here contents of accumulator are copied into memory loc<sup>n</sup>.
- (vi) SHLD 16 bit addr.  
Store H & L register in memory loc<sup>n</sup>.  
The contents of 'L' are stored in mem-loc<sup>n</sup> given and contents of 'H' are stored in "mem-loc<sup>n</sup> + 1".  
SHLD + 8 bit + 8 bit → high order  
Total 16 bit add.

### (vii) XCHG

Here contents of reg. H are exchanged with contents of reg D and contents of L are exchanged with contents of E.

### (viii) X THL

Exchange top of stack contents with reg. L and "<sup>top+1</sup>" of stack with reg. H.

### ② Arithmetic Instructions

- (i) ADD B (contents of B added to A)
- (ii) ADI 8bit data.  
Add immediate data to accumulator  
ADI 20H
- (iii) ADC B  
Add reg. to accumulator with carry.

(iv) INR R  
Increment reg. or mem by one  
Here contents of R are  $\uparrow$  by 1 & result is stored there only.

### (3) Logical Instructions

#### (i) ANA R

contents of R and contents of A are logically ANDed and result stored in A.

#### (ii) ANI 8 bit data

Result of logical AND of 'A' & 8 bit data is stored in A.

#### (iii) DRA R (logical OR of A $\oplus$ R)


#### (iv) CMP R compare reg. with contents of A.

if  $A <$  reg  $\Rightarrow$  carry flag = 1

if  $A =$  reg  $\Rightarrow$  zero flag = 1

if  $A >$  reg  $\Rightarrow$  carry & zero flag = 0

#### (v) RLC (rotate accumulator left)



D7 is copied to CY and also rotated to D0.

the CY bit is updated as per value of D7 & rest (S2, P, AC) remain same.

#### (vi) RAL (rotate acc. left through carry)

Bit D7 is placed in carry flag & carry flag is placed in D0.


Ques Add 2 hex no.s 23H & 84H & write assembly code for it.

Soln.


```
MVI A, 23H  
MVI B, 84H  
ADD B  
MOV C, A  
HLT
```

### INSTRUCTION CODE

- It is a group of bits that tell the computer what operation to be performed.




- The length of instruction code must be as per the no. of distinct operations available in computer.
- If 64 operations are available, 6 bit inst. code must be used.
- Let ADD be represented as 110010. After decoding this, control signals are generated to read operands.
- How instructions are stored in mem



## How a program is stored?

(instruction)



- If we have a 16 bit memory word and we store Inst. in it, then out of 16 bits:



- The control reads this complete "instruct" from memory, uses the 12 bits to locate operand & execute the 4 bit operation specified.
- If the operand is not taken from memory (like in some cases), the remaining bits are used for other purposes.

## Direct & Indirect Addressing


- When instruction code does not store the address of operand, then it contains the operand itself. It is called immediate operand.
- And when the instruction stores (in its 2nd part), address of the operand, then it is called as direct address.
- When the bits in 2nd part of instruction store an address of a memory word that contains the operand, then it is called indirect address mode.



when  $I=0 \Rightarrow$  Direct addressing

when  $I=1 \Rightarrow$  indirect addressing

Here opcode specifies an ADD operation




## Computer Registers

- After the inst. code is read from memory, it is stored in some register.
- The memory capacity is of 4096 words & each word can have 16 bits.

Register	Bits	Register Name	Function
DR	16	Data Reg.	Holds operand
AR	12	Address Reg	Holds address of memory
AC	16	Accumulator	Processor Reg.
IR	16	Inst. Reg.	Holds inst. code
PC	12	Program counter	Holds add. of next inst.
TR	16	Temp. Reg.	Holds temporary data
INPR	8	I/P Register	Holds I/P character
OUTR	8	O/P Register	Holds O/P character


## Computer Instructions

### Memory Reference




- Here 12 bits specify the address.
- If  $I=0 \Rightarrow$  direct address
- If  $I=1 \Rightarrow$  indirect address.
- Opcode = (000 to 110)

### Register Reference



- Recognised by 0111.
- Reg. reference specifies open^n on the AC only.
- So, no need of operand and bits 0-11 (12 bits) specify the open^n to be performed.

### I/O instruction



- Recognised by 1111.
- Remaining 12 bits specify the ~~open^n~~ type of I/O open^n to be performed.

The type of instruction is specified by the last 4 bits (12-15) (8)

(opcode can never be 111)


→ If (12-14) bits ≠ 111 → memory reference type & bit 15 = value of I

→ if (12-14) bits = 111 → inspect the bit no. 15.


if 15<sup>th</sup> bit = 0 ⇒ register ref.

if 15<sup>th</sup> bit = 1 ⇒ I/O inst.

TIMING & CONTROL (considering each mem has  $2^{12}$  words)



- SC responds to the X-section of clock.
- The D/P of counter SC are decoded into 16 timing signals  $T_0$  to  $T_{15}$ .
- The SC is  $\uparrow$  or cleared synchronously.
- Most of the time SC is  $\uparrow$ , but once in a while it is cleared to 0 causing next active timing signal to be  $T_0$ .
- Let SC is  $\uparrow$  to give signal  $T_0, T_1, T_2, T_3, T_4$  in seq. At time  $T_4$ , SC is cleared to 0 if  $D_3$  is active
  - ∴  $D_3 T_4 : SC \leftarrow 0$
- At 1<sup>st</sup> clock clears SC to 0  $\Rightarrow T_0$  signal becomes active and  $T_0$  is active during the clock cycle.
- SC is incremented with every +ve clock X-section, unless CLR is active. If SC is not cleared, it will continue to  $\uparrow T_0$  to  $T_{15}$  then again  $T_0$ .




## Instruction Cycle.

(9)

- A program under execution goes through a <sup>cycle</sup> set of instructions called the instr<sup>n</sup> cycle. And these instructions are then divided into sub instructions.

## Phases of instruction Cycle.



### ① Fetch Phase.

- Initially  $SC \leftarrow 0$ , the PC contains next inst<sup>n</sup> to be executed. The PC loads the address of next inst. into AR (12 bits).
- The inst<sup>n</sup> stored at M[AR] is loaded in the IR & PC is  $\uparrow$  by 1 at time  $T_1$ .

$$\therefore T_0 : AR \leftarrow PC$$

$$T_1 : IR \leftarrow M[AR], \quad PC \leftarrow PC + 1$$

### ② Decode Phase.

- All bits of inst. in IR are analysed & decoded at time  $T_2$ . (12-14 bits)
- At time  $T_2$ , opcode in IR is decoded and indirect bit (15<sup>th</sup> bit) and Address part is referred to AR. ( $0-11$  bits)
- Here SC gets incremented after each clock pulse  $T_0, T_1, T_2$ .

### ③ Decision / Read Phase

At first (12-14 bits) are decoded

(i) If decoder o/p  $D_7$  is  $1 \Rightarrow (111)$   
 $\therefore$  "inst $n$ " must be reg. refer or I/O reference.

• Then last bit of FF  $I$  ( $15^{\text{th}}$  bit) is decoded.

If  $IR(15) = 0 \Rightarrow$  register reference  
 $IR(15) = 1 \Rightarrow$  I/O reference.

$T_2 : D_7 \leftarrow \text{Decode } IR(12-14), 0 \leftarrow IR(15)$  (Reg. ref.)

$T_2 : D_7 \leftarrow \text{Decode } IR(12-14), 1 \leftarrow IR(15)$  (I/O ref.)

(ii) If decoder o/p  $D_7 \neq 1 \Rightarrow (\text{not } 111)$

$\therefore IR(12-14)$  is decoded b/w  $D_0$  to  $D_6 \Rightarrow \frac{\text{Inst}n}{\text{mem. reference}}$

• Now last bit i.e.  $IR(15)$  is checked.

If  $IR(15) = 0 \Rightarrow$  Direct addressing

$IR(15) = 1 \Rightarrow$  indirect addressing

• Then 1st 12 bits (0-11) are used to trace the operand.

$T_2 : D_0, D_1, D_2 \dots D_6 \leftarrow \text{Decode } IR(12-14), 0 \leftarrow IR(15)$

$T_2 : D_0, D_1, D_2 \dots D_6 \leftarrow \text{Decode } IR(12-14), 1 \leftarrow IR(15)$

### ④ Execution Phase


Now the "inst $n$ " is executed as mem ref / register ref / I/O reference. at next clock pulse i.e.  $(T_3)$ .

$D_7 I' T_3 : \text{Direct addressing}$

$D_7 I' T_3 : AR \leftarrow M[AR]$  (indirect addressing)

$D_7 I' T_3 : \text{Register reference}$  and  $D_7 I' T_3 : \text{I/O reference}$

## Instruct<sup>n</sup> cycle



## Memory Reference Instructions

(a)

- Memory reference instructions refer to those instructions that are invoked from decoded op's D<sub>0</sub> to D<sub>6</sub> (in-timing & control unit). These op's are carried out at time T<sub>4</sub>
- The instructions are as follows:

<u>Symbol</u>	<u>Op'n decoder</u>	<u>Symbolic description</u>
AND	D <sub>0</sub>	$AC \leftarrow AC \wedge M[AR]$
ADD	D <sub>1</sub>	$AC \leftarrow AC + M[AR], E \leftarrow Cout$
LDA	D <sub>2</sub>	$AC \leftarrow M[AR]$
STA	D <sub>3</sub>	$M[AR] \leftarrow AC$
BUN	D <sub>4</sub>	$PC \leftarrow AR$
BSA	D <sub>5</sub>	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	D <sub>6</sub>	$M[AR] \leftarrow M[AR] + 1, \\ \text{if } M[AR] + 1 = 0 \text{ then } PC \leftarrow PC + 1$

### AND to AC

- AND op'n is performed on the bits of AC and mem word specified by the effective address. The result is transferred to AC.

$$D_0 T_4 : DR \leftarrow M[AR]$$

$$D_0 T_5 : AC \leftarrow AC \wedge DR, SC \leftarrow 0$$

- Here 2 clock transitions are required. At T<sub>4</sub> operands are transferred from mem. to DR. At T<sub>5</sub>, the result of AND operation of AC and DR is stored in AC.

### ② ADD to AC

- The contents of memory word specified by AR are added to AC.
- The sum is transferred to AC at 5P carry Cout is transferred to E (extended accumulator) flip flop.

∴  $D_1 T_4 : DR \leftarrow M[AR]$

$D_1 T_5 : AC \leftarrow AC + DR, E \leftarrow Cout, SC \leftarrow 0$

### ③ LDA : Load to AC

- This transfers the mem. word specified by effective address (EA) to AC.

∴  $D_2 T_4 : DR \leftarrow M[AR]$

$D_2 T_5 : AC \leftarrow DR, SC \leftarrow 0$

- Everytime the memory word gets transferred to DR 1<sup>st</sup>, because there is no direct connection from AC to bus.

### ④ STA : store AC

- It stores the contents of AC into the mem. word specified by EA.

$D_3 T_4 : M[AR] \leftarrow AC, SC \leftarrow 0$

### ⑤ BUN : Branch Unconditionally

- This instruct<sup>n</sup> transfers the program to the instruction specified by the EA.
- The BUN instruct<sup>n</sup> allows the programmer to specify an instruct<sup>n</sup> out of sequence & thus the program

jumps unconditionally.

(b)

$$D_4 T_4 : PC \leftarrow AR, SC \leftarrow 0$$

- The EA from AR is given to PC. The next inst. is then fetched ( $\therefore SC$  becomes 0) and executed from memory add. given by new value in PC.

#### ⑥ BSA : Branch & Save Return Address

- This is useful for branching to a portion of the program called a subroutine or procedure.
- BSA stores the address of next instruction to be executed (which is stored in PC) into the mem loc given by EA.
- This EA+1 is stored in PC (this acts as mem loc of subordinate)

$$\therefore M[AR] \leftarrow PC, PC \leftarrow AR + 1$$

Memory		
20	0 BSA	135
PC = 21	Next Inst.	
AR = 135		
136	Subordinate	
1	BUN	135

a) Mem PC & AR at time  $T_4$

Memory		
20	0 BSA	135
21	Next Inst.	
135		
PC = 136	21	
	Subordinate	↓
1	BUN	135

b) Mem & PC after execution

- Here BSA inst. is in mem address 20 (The inst. has I=0 and address part has binary equivalent of 135)

- After the fetch & decode phase, PC contains 21. ( $\because$  next inst. to be executed must be 21) and AR gets 135 as it contains the inst. that has to be executed.
- The result of BSA oper<sup>n</sup> (in fig (b)) shows:-
 
$$M[135] \leftarrow 21, PC \leftarrow 135 + 1 = 136.$$

$\therefore$  After the inst. is executed, PC containing the subordinate will get executed.
- After the subordinate program is executed, <sup>the control</sup> it is transferred to the original program (at address 21). This is done by BUN statement
- When BUN is executed, control goes to mem add. 135 and finds the previously saved address 21.
- The f<sup>n</sup> of BSA is called as subroutine call and f<sup>n</sup> of BUN is called as subroutine return.
- The whole oper<sup>n</sup> of BSA is done in 2 clock pulses

D<sub>5</sub>T<sub>4</sub> :  $M[AR] \leftarrow PC, AR \leftarrow AR + 1$

D<sub>5</sub>T<sub>5</sub> : ~~AR~~  $PC \leftarrow AR, SC \leftarrow 0$

- (7) ISZ : Increment & skip if Zero
- This inst. increments the word in effective add. and if incremented word = 0  $\Rightarrow$  PC is incremented by 1.
  - This can happen when a -ve no. is stored as 2's complement. After repeated increments, it might reach 0.

- In this case, PC is incremented to skip this inst. (c)
  - The increment of memory word is done by transferring the word into DR and then  $\uparrow$  it.
- $D_6 T_4 : DR \leftarrow M[AR]$
- $D_6 T_5 : DR \leftarrow DR + 1$
- $D_6 T_6 : M[AR] \leftarrow DR$ ,  
 $\text{if } (DR = 0)$   
 $\quad \quad \quad PC \leftarrow PC + 1$   
 $\quad \quad \quad SC \leftarrow 0$

## INPUT, OUTPUT



- whenever any info is input to the computer, an alphanumeric code is corresponded to it.
- Serial IP from Keyboard is given to the INPR
- OUTR stores serial info for printer

I/O terminal.

serial  
comm  
interface

Comp. Reg & FF


[FGO]



[FGI]

- Here FG<sub>I</sub> and FG<sub>O</sub> = 1 bit ~~sign for~~ I/P flag.
- Initially FG<sub>I</sub> = 0  
when Keyboard is hit, an 8 bit code is shifted to INPR and FG<sub>I</sub> becomes 1
- Computer (control) sees that FG<sub>I</sub>=1 and xfers the contents of INPR to AC. and FG<sub>I</sub> becomes 0.  
After this new info can be loaded to INPR.
- Similarly, for OUTR, FG<sub>O</sub>=1 (initially).  
when FG<sub>O</sub>=1  $\Rightarrow$  AC xfers data to OUTR and hence to the receiver interface and FG<sub>O</sub> clears to 0.  
then again FG<sub>I</sub> becomes 1.

## Program Interrupt



- For I/O oper<sup>n</sup> to take place, each time flag is checked (d)  
thus this may result in wastage of time when I/O oper<sup>n</sup> are very large. So it is not usually efficient to use flags.
- ∴ we may use interrupts.
- Whenever a computer is interrupted, flag bit becomes = 1. This tells the computer that an interrupt has arrived and computer deviates to perform the said oper<sup>n</sup>.
- Flip flops used are IEN (interrupt enable) & R (interrupt flip flop). When IEN = 1  $\Rightarrow$  computer can be interrupted.
- Initially 'R' flip flop is checked,  
 → if  $R = 0 \Rightarrow$  computer goes into instruct<sup>n</sup> cycle.  
 → In the execute phase of instruct<sup>n</sup> cycle, IEN is checked.  
 → if  $IEN = 0 \Rightarrow$  we don't want to use interrupt & it goes to next instr<sup>n</sup> in ~~an~~ instr<sup>n</sup> cycle.  
 → if  $IEN = 1 \Rightarrow$  check the control flags  
 when FG1 and FG0 = 0  $\Rightarrow$  registers are not ready for Xfer  
 → when FG1 or FG0 = 1  $\Rightarrow$  R is set to 1.  
 → Store ~~location~~ of PC in a specific loc<sup>n</sup> to be recovered later.