

Unit 2

STLD

Page No. _____
Date _____

Sequential Logic Circuits

Latches & Flip Flops

Latches & FFs are basic elements that are used to store information. One flip flop or latch can store one bit of data.

The main difference between Latches & FFs is that a latch checks input continuously & changes the output whenever there is change in the input. But, flip flop is a combination of latch and a clock that continuously checks input & clocks the output time adjusted by the clock signal.



In both latches & flip flops, output not only depends on the current inputs, but also depends on the previous inputs & output.

* Latch

- Latches are asynchronous — which means, the output of the latch depends on its input.
- Most computers today are synchronous — means that output changes simultaneously to the rhythm of a clock signal.
- 4 types of latches are -

(i) SR Latch


- Set/Reset latch (SR L) is an asynchronous device that relies on S & R inputs.
- Can be made using NOR gate &
- When $S=1, R=1$, then both outputs are 0. Which seems absurd. Thus, SR=11 is a 'not allowed' state.



- Consists of 2 AND gates & a basic NOR FF.
- Output is 0 as long as clock pulse is 0 irrespective of S & R inputs.
- When clock pulse is 1, S & R I/Ps pass through the basic FF.
- When $S=R=1$, output is 0 [Invalid State]


D-Latch & D-Flip Flop

- D-Latch is the simple extension of SR Latch.
- It removes the possibility of invalid input states.
- It is also called transparent latch.



- In D-Flip Flop, the D I/p is sampled during the falling edge of a clock pulse. If it is 1, FF is switched to set state. If it is 0, then the FF is switched to clear state.

JK Flip Flop



- When input 1 is applied to both J & K, FF switches to complement state (If $Q=1$, it switches to $Q=0$).
- The output of FF Q is ANDed with I/p's J, K & Clk. Then, FF will be changed during clock pulse only if output Q was previously 1.

T-Latch & T-Flip Flop

- T latch is formed when the inputs of the JK latch are shorted. When the input is high, then the output toggles.

Clk	D	Q	\bar{Q}	State
0	1	0	1	Start
1	1	1	0	Store 1
0	0	Q	\bar{Q}	No change
1	0	0	1	Store 0

- T flip flop is the single input version of JK flip flop. Operation is as follows -

- If $T = 0$, then Present State = Next State = 0.
- If $T = 1$, Present State = 0 & Next state = 1.

Latches

Flip Flops

1. Latches are building blocks made up of logic gates. FFs are building blocks made by latches.

2. Latches continuously checks the inputs & changes output accordingly as determined by clock. FFs continuously checks I/Ps & changes output accordingly as determined by clock.

3. Latches can not be used as registers. FFs can be used as a register.


4. It is based on enable function. It works on the basis of clock pulses.

5. Level Triggered Edge Triggered.

Race Around Condition

In JK flip flop,

Clk	J	K	Q _{n+1}
0	x	x	Q _n
1	0	0	Q _n
1	0	1	0
1	1	0	1
1	1	1	?






Race Around Condition

Solutions -

- (i) Edge Triggering
- (ii) $T/2 < T'$
where T' is the time taken to generate output.
- (iii) Use Master-Slave FF. (MS).

Master Slave JK Flip flop



- D flip flop to T-flip flop


Characteristic Table (T) (top)

T	Q_n	Q_{n+1}	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0

Excitation Table (D)


D	Q_n	Q_{n+1}
0	0	0
0	1	1
1	0	1
1	1	0

→ Add XOR gate



- JK ff to D ff

Use Not gate.



- Synchronous Seq. Ckt.

- (1) Easy to design
- (2) Clock flip flop is used as memory.
- (3) Slower due to clock.
- (4) When input is changed, state of memory element is affected only at the active edge of clock.

Asynchronous Seq. Ckt.

- (1) Difficult to design
- (2) Unlocked flip flop is used as memory.
- (3) Faster as clock is not present.
- (4) As soon as I/p is changed, state of memory element will change.

* COUNTERS

- Counters are sequential circuits capable of counting clock pulses.
- Counting can be ascending or descending.
- n bit counter will have 'n' flipflops & 2^n states.
- These are used to perform the timing function as in digital watches, to create time delays, to produce non-sequential binary counts, etc.

Counter


Two Types

Asynchronous Counter

Ripple Counter, Serial or Series Counter



Synchronous Counter



→ The output of first FF drives the clock for second.

The clock of first FF drives the clock for others.

→ FFs are not clocked simultaneously.

FFs are clocked simultaneously.

→ Design & implementation is easy.

Very complex.

→ Mostly T-FF used.

Mostly D-FF used.

→ Low speed / Slower


High speed / Faster.

* Counters that count in ascending order are Up Counter,
 * " " " " descending are called Down Counter

2-bit Synchronous Counter

Steps -

- Decide the no. of FFs. (Each FF stores 1 bit)
- Write excitation table of FF.
- Circuit excitation table
- Using K-maps, find I/P equation.
- Draw logic diag.



Present State	Next State	Input
$Q_{1P} \ Q_{0P}$	$Q_{1N} \ Q_{0N}$	$D_1 \ D_0$
0 0	0 1	0 1
0 1	0 0	1 0
1 0	1 1	1 1
1 1	0 0	0 0

Present State K Map for D_1		Present State K Map for D_0	
Q_{1P}	Q_{0P}	Q_{1P}	Q_{0P}
0	0	0	0
0	1	1	0
1	0	0	0
1	1	1	1



By K-maps,

$$D_1 = Q_{0P} \bar{Q}_{1P} + \bar{Q}_{0P} Q_{1P} = Q_{0P} \oplus Q_{1P}$$


$$D_0 = \bar{Q}_{0P} \bar{Q}_{1P} + Q_{0P} Q_{1P}$$

Aynchronous Counter (Ripple Counter)

[Using Negative Edge Triggered FF]



Ripple : BCD / Decade Counter using JK FF



	Q _D	Q _C	Q _B	Q _A
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1

For Up Counter, $\Theta \uparrow \rightarrow Q - \text{Clock}$
 For down counter, $\Theta \uparrow \rightarrow \bar{Q} - \text{Clock}$

* Register & Data Format & Classification

- Flip flop is 1-bit memory cell.
- Group of flip flops is known as ~~REGISTER~~ REGISTER
- 'n' bit register consists of 'n' no. of FFs

Serial Data Input

Eg. 1011

1011 → FF₃ FF₂ FF₁ FF₀ →

Parallel Data Input


Eg. 1011

J₃ P₃ J₂ P₂ J₁ P₁ J₀ P₀

↓ ↓ ↓ ↓

FF₃ FF₂ FF₁ FF₀

↓ ↓ ↓ ↓



* Classification of Register

- (i) Depending on Input & Output

a) SISSO →


b) SIPO →


c) PISO →

d) PIPO →

(ii) Depending on Application

(a) Shift Register 


(b) Storage Register 

* Shift Register In SISO 

Clk	Q ₃	Q ₂	Q ₁	Q ₀	clk'
0	0	0	0	0	0
↓	1	0	0	0	D ₁
↓	1	1	0	0	Q ₃
↓	1	1	1	0	Q ₂
↓	1	1	1	1	Q ₁
↓	1	1	1	1	Q ₀

* Ring Counter (Special type of Shift Register)

- Last FF's output is connected to input of first FF.
- No. of states = No. of FFs used.




ORI

ORI (overwriting I/P)	Clk	Q ₀	Q ₁	Q ₂	Q ₃
↑ (↓)	X	1	0	0	0
↓	0	1	0	0	0
↓	0	0	1	0	0
↓	0	0	0	1	0
↓	1	0	0	0	0

When $\begin{cases} \text{(Preset)} & PR = 0, Q = 1 \\ \text{CLR} = 0, & Q = 0 \end{cases}$

* Johnson's Counter

- Last FF's complemented o/p is I/P for 1st FF.
- No. of states = $2 \times$ No. of FF.



ORI

ORI	CLK	Q ₀	Q ₁	Q ₂	Q ₃
ZT(↓)	X	0	0	0	0
1	↓	1	0	0	0
1	↓	01	1	0	0
1	↓	01	01	1	0
1	↓	01	1	1	1
1	↓	0	1	1	1
1	↓	0	0	1	1
1	↓	0	0	0	1
1	↓	0	0	0	0

* Combinational Circuits

1. Output variables are dependent only on the present I/P variables.

Sequential Circuits

- o/p depends on present I/P as well as previous o/p.

2. Faster

Slower

3. Easy to design

Hard to design

4. E.g., Adder




Eg. Counter


5. No memory unit.

It uses memory unit.

Mealy & Moore State Machines


- Moore Ckt. / State Machine - O/P depends on Present state only.
- Mealy Ckt. / State Machine - O/P depends on present state as well as input.







Advantages & Disadvantages


- * Mealy Model has a possibility of glitches appearing in the output variables. Moore model overcomes glitches.
- * All the Moore state machines can be implemented as mealy state machines but the converse is not true.
- * In Moore, the outputs are properties of states themselves. You get the output after machine reaches a particular state.
Mealy machine gives you output instantly after receiving the input.
- * In Moore, outputs are held until you go to some other state. In Mealy, output is not held after the clock cycle.



* Using Moore State Machine



Pattern or Sequence Detector



Eg. Scanning 1010 from -

$$x = 0110 \underset{\textcircled{1}}{0} \underset{\textcircled{2}}{1} \underset{\textcircled{3}}{0} 10 \dots$$


$$\Rightarrow y = 0000001010$$

Step 1 State Diagram

S_0 = Reset (power up)

S_1 = 0

S_2 = 01



Step 2. State assignment

S_0 = 00

S_1 = 01



S_2 = 10

PLA

- (i) Both AND & OR arrays are programmable.
- (ii) More costly.
- (iii) Much more complex than PAL & PROM.
- (iv) AND array can be programmed to get desired minimize.
- (v) Any boolean form in SOP can be implemented using PLA.

PAL

- OR array is fixed & AND array is programmable.
- Less costly.
- Less complex / simpler.

Page No. _____
Date _____Page No. _____
Date _____

Characteristics of CMOS

- (i) Extremely large fan-out capability.
- (ii) Lowest power dissipation of all gates.
- (iii) Very high noise immunity.
- (iv) Requires single power source.
- (v) Lower propagation delay than NMOS.
- (vi) Temperature stability is excellent.

