

DSD NOTES


- HDL → Hardware description language
 - VHDL
 - Verilog
- Verilog → syntax based on C, SystemC → based on C++
- VHDL (Very High Speed Integrated Circuit Hardware Description Language)
 - ↳ Very high speed integrated circuit hardware description language

Netlist: In electronics design a netlist is the description of the connectivity in an electronic circuit. It consists of a list of the electronic component in a circuit & a list of nodes they are connected to.

→ Features of VHDL

1. Support for concurrent statement
2. Library support
3. Sequential statement

→ VHDL Design Process



To describe an entity, there can be 4 types of architecture


- i) structural
- ii) data flow
- iii) behavioural
- iv) Mixed

To describe an entity, VHDL provides 5 different types of primary construct called design units. They are

- i) Entity declaration
- ii) Architecture body
- iii) Configuration declaration
- iv) Package body
- v) Package declaration

• Entity Declaration

```
ENTITY half adder IS
  PORT (x,y; enable :IN bit;
        carry; result:out bit);
END half adder;
```



```
* entity <entity-name> is
  port (<port-name> ; <mode>
        <type>); --
    );
end <entity-name>;
```

→ Full Adder

```
ENTITY FA IS
  PORT (x,y,z; IN bit;
        carry,sum ; sum OUT bit);
END FA;
```

- Port Declaration : Three parts of port declaration

i) Name ii) Mode iii) Datatype

* Port Mode : The port mode of the interface describes the direction of the data flow wrt the component.

→ 5 type of data flow are

IN : data flow in this port and can only be ~~read~~ read

OUT : data flow out in this port & can be written only.

Buffer : similar to out, but it allows for internal feedback

INOUT : data flow can be in either dirⁿ with any no. of sources allowed (implies a bus)

Linkage : data flow dirⁿ is unknown

- Data Object : A data object holds the value of a specified type.

Every data object belongs to work of 4 classes.

i) constant ii) signals iii) Variables iv) files

Syntax : class object name : data type

→ Variables :

Syn: VARIABLE <variable-name> : <datatype-name> [:= <value>]

Eg. 1. VARIABLE opcode : BIT-VECTOR (3 DOWNTO 0) := "0000";

2. VARIABLE freq. : INTEGER ;

→ constants : (improve the readability of code)

Syn : CONSTANT <constant-name> : <type-name> := <value>;

Eg. CONSTANT PI : REAL := 3.14

→ signals :

Syn : SIGNAL <signalname> : <type-name> := <value>];

Eg. SIGNAL enable : BIT ;

SIGNAL output : bit-vector (3 downto 0)

for assigning

→ Files : (sequence of value called file)

Syn: file file-name : file-type-name [[open mode] is string expression]
class

The mode specifies whether the file is to be used as read only or write only or in the append mode.

Eg. type POSITIVE_FILE is file of POSITIVE ; -- declare a file of +ve no.
type integer File is file of INTEGER ;

Q Define a data object of variable of type integer

Ans. VARIABLE AB : INTEGER

Data Type

Every data object in VHDL can hold a value that belongs to a set of values. This data type can be classified as

- i) scalar type ii) composite type iii) file type iv) Access type v) sub type

↳ Sub Type : It is a type with constants

type NUMBER is ('0', '1', ..., '9');
sub type MD is NUMBER range '3' to '7'.

• MD is the subtype whose base type is number and it has values 3,4,5,6,7. Sometime a constraint might not be defined. In that case it gives another name to an already existing type.

type NUMBER is ('0', '1', ..., '9');
sub type MD is NUMBER ;

↳ Scalar Type : In this values are ordered i.e., relational operators can be used.

There are 4 type of scalar type

- 1. Enumeration 2. Integer 3. Physical 4. Floating point

Enumeration is a type which has a set of user defined values consisting of identifiers & literal characters.

type MVL is ('V', 'U', 'I', 'Z');

type DP is (LOAD, STORE, ADD, SDB, MUL, DIV);

sub type ARITH-DP is DP range ADD to DIV;

Q Define a data object of type MVL

Ans. Signal SS : MVL;

- STORE DIV : This statement is true because a value is always less than a value that appears to its right.
values of an enumeration type are referred to as enumeration which is predefined Enumeration type.

- i) character ii) Bit iii) Boolean iv) severity-level
v) file-open-kind vi) file-close-status

- * Values belonging to the type character constitutes the 128 characters of ASCII character set
- These values are called character literals and are always written b/w two single quotes.
- Bit has literals 0 and 1
- Boolean has literal true & false
- Type severity-level has the values NOTE, WARNING, ERROR and FAILURE.
- File-open-kind has the values Read, write & append mode.
- File-open-status has the values open, STATUS-error, NAME-error, Mode-Error.

STD-ULOCIC Type - an enumerated type

type STD-ULOCIC is (

'U' → Uninitial	'L' → weak 0
'X' → forcing unknown	'H' → weak 1
'0' → forcing 0	'-' → don't care
'1' → forcing 1	
'Z' → high impedance	
'W' → weak unknown.	



- integer data type : in which the set of values fall within a specified integer range.

declare a integer type with range from 0 to 31

type value is range 0 to 31;

constant V1 : value

sub-type subtype MD is value;

The Range is implementation dependent but it must atleast cover the values from $-2^{31}-1$ to $2^{31}-1$

- ↳ Values belonging to an integer type are - referred to as integer literals.

- Floating Point Type : gt has a set of values in a given range of real numbers.

type value is -2.3 to 2.3

variable V2 : values

subtype subtype M

↳ integer and floating point ~~real~~ numbers can also be written in a ways other than 10. The base value can be vary from 2 to 16.

base # basevalue #

$(1001)_2 \rightarrow 2 \# 1001 \#$

↳ the only predefined floating type is REAL

- Physical Type : ↳ gt contains values that represents measurement of some physical quantity, like time, length, voltage & current.

↳ Values of this type are expressed as integer multiple of base values
↳ Values of this type are called physical literals. Physical literals are written as an integer literal followed by the unit name.

Eg. type current is range 0 to 1E9

mA (base unit), $1A = 1000mA$, $mA = 1000mA$

Amp = 1000 mA

end units

subtype FILTER CURRENT is CURRENT range 10mA to 5mA.

- * Predefined Physical type :

↳ The only predefined physical type is TIME

↳ Its range is implementation dependent, must atleast be $(-2^{31}-1)$ to $(2^{31}-1)$.

↳ The declaration of type TIME appears in package STANDARD

- * composite Type : gt represent collection of values

there are two composite type

i) array type

gt represent a collection of values all belongs to a single type.

ii) record type

gt represents collection of values that may belongs to same or different type

- Array Type : An object of an array type constt. of elements that have the same type.

Eg. type ADDRESS_WORD is array (0 to 63) of BIT
 type DATA_WORD is array (-1 downto 0) of STD_ULOGIC.

Signal ADDRESS_BUS : ADDRESS_WORD ;

→ To access elements of array

ADDRESS_BUS (26) - refer to 27th element of ADDRESS-BUS

→ There are 2 predefined 1D-array type in the language
 STRING

* STRING is an array of characterstic while BIT-VECTOR is an array of bits

VARIABLE MESSAGE : STRING (1 to 17) := "Hello ,VHDL World";

CONSTANT ADD-CODE : BIT-VECTOR : ('0','1','1','1','0');

- RECORD Type : An object of record type is composed of elements of same or diff. types.

type PIN-TYPE is range 0 to 10;

type MODULE is

record

SIZE : INTEGER RANGE 20 to 200;

CRITICAL-DLY : TIME

NO-INPUTS : PIN-TYPE

NO-OUTPUTS : PIN-TYPE

end record;

values can be assigned to a record type object

Variable NAND_COMP : MODULE :

NAND COMP is an object of record type MODULE

NAND-COMP : (50,20,ns,3,2);

- Data types defined in standard package

Type , bit , bit vector , boolean , character , file open kind ,

file open status , integer , natural , positive , real , severity level ,

string , time

o Operators

- 1. Assignment operator
- 2. Logical operator
- 3. Adding operator
- 4. Multiplying operator
- 5. Miscellaneous opert.

→ Assignment Operator :

- 1. Used to assign values to signals, variables and constant
- ' $<=$ ' used to assign a value to a signal
- ' $:=$ ' used to assign a value to variable, constant or must be the same size & type.
- ' \Rightarrow ' used to assign value to individual vector element.

→ Logical Operators : The seven logical operators are

AND, OR, NAND, are not associative ; NOR are not associative ;
XOR, XNOR, NOR & highest precedence over the other.

→ Relational Operators : $=, !=$ inequality, $<, \leq, >, \geq$

The result type for all relational operation is always BOOLEAN(T or F)

Eg. BIT-VECTOR ('0', '1', '1') $<$ BIT-VECTOR ('1', '1', '1')

type MVL is ('U', '0', 'I', 'Z')

MVL ('U') $<$ MVL ('Z')

→ Shift Operators

SLL → shift left logic (fill value is '0')

SRL → " right " (" " " " '0')

SLA → " left arithmetic (" " is right hand bit)

SRA → " right " (" " is left " ")

rol → rotate left

ror → rotate right

Eg. 1100 SLL 1 yield 1000

1100 SRL 2 " 0110

1100 SLA 1 " 1000

1100 SRA 2 " 1111

1100 rol 1 " 1001

1100 ror 2 " 0011

→ Adding Operators:

+ addition, - subtraction, & → concatenation

→ Multiplying Operator:

↳ * → multiplication

↳ mod → (modulus) - sign of 2nd operand

$$A \text{ mod } B = A - B * N \quad (\text{for some integers})$$

↳ rem → (remainder) - sign of 1st operand

$$A \text{ rem } B = A - (A/B) * B$$

→ Miscellaneous operators

↳ ** → abs absolute value

!bnot → logical negative

↳ ** → exponentiation

left operand = integer or floating pt.

right operand = integer only.

Operator class

Operator

Highest precedence

Miscellaneous

**, ABS, NOT

Multiplying

*, /, MOD, REM

Sign

+, -

Adding

+, -, &

Shift

SLL, SRL, SLA, SRA

ROL, ROR

Lowest precedence

Relational

=, /=, <, <=, >, >=

logical

AND, OR, NAND, NOR,

XOR, XNOR

• Evaluation Rules

1. Operators evaluated in order of precedence highest are evaluated first.

2. Operators of equal precedence are evaluated from left to right.

3. Deepest nested parentheses are evaluated first.

Behavioural Modeling

1. In this modelling style, the behaviour of the entity is expressed using sequentially executed, procedural type code like C or pascal.
2. A process statement which is concurrent statement is the primary mechanism used to describe the functionality of an entity in this modelling style.
3. A process is first entered at the start of simulation (actually during the initialization phase of simulation) at which time it is executed until it suspends because of a wait statement (wait statement are described later in this chapter) as a sensitivity list.

Process Statement

A process statement contains sequential statements that describes the functionality of a portion of an entity in sequential term.

[Process label] process [(sensitivity list)]

[Process item declaration]

begin

sequential statement these are \Rightarrow

variable assignment statement

signal " "

wait " "

if statement

case statement

loop "

null "

exit "

next "

assertion "

procedure call statement

return statement

end process [process label]:

\rightarrow A set of signal that the process is sensitive to is defined by the sensitivity list.

\rightarrow Each time an event occurs on any of the signal in the sensitivity list the seq. statement within the process are executed in a sequential order.

The process then suspend after executing the last sequential statement & waits for another event to occur on a signal in the sensitivity list.

architecture AOI + SEQUENTIAL of AOI is

```
begin
process (A,B,C,D)
  variable TEMP1,TEMP2: BIT;
begin
  Variable  
assignment { TEMP1 := A and B ; -- statement 1
    TEMP2 := C and D ; -- statement 2
    TEMP1 := TEMP1 or TEMP2 ; -- statement 3
  }
  Signal  
assignment { Z <= not TEMP1 ; -- statement 4
end process;
end AOI-SEQUENTIAL;
```

* Variable Assignment Statement

- Variable can be declared & used inside a process statement. A variable is assigned a value using variable assignment statement that typically has the form.
- Variable can also be declared outside the process or a sub-programme. These types of variable are referred to as shared variables. They can be read & updated by more than 1 process.

* Signal Assignment Statement

- Signals are assigned values using a signal statement. The simplest form of a signal assignment statement is
- signal-object <= expression [after delay value]
- When a single assignment is executed the value of the expression is computed & this value is scheduled to be assigned to the signal after the specified delay.
- If no after clause is specified, the delay is assumed to be a default delta delay.

Eg. process (a,b) -- if event occurs at a arb. at threshold.

```
T
variable V1,V2,V3 : integer
begin
  V1 := b + V3 ; -- value is assigned at T
  Z <= V2 + V1 ; -- signal Z is scheduled at T
  but old value of Z is used
```

end process; -- when simulation time advances to $T + \Delta T$, the signal Z gets its new value.

o Delta Delay

- a very small delay (infinitesimally small)
- it doesn't respond to actual delay
- The actual simulation time doesn't advance
- This delay models hardware where a minimal amt of time is required for a change to occur at simulation time during simu.
- The event always occurs at simulation time
+
an integral multiple of $\delta(\text{delta})$ delay.

o Variable assignment v/s signal assignment

```
signal A,Z : INTEGER
P2 : process (A)      -- P2 is label for process
variable V1,V2 : INTEGER;
begin
  V1 := A - V2;          -- statement 1
  Z <= -V1;              -- "    2
  V2 := Z + V1 * 2;      -- "    3
end process P2;
```

If an event occurs on signal A at time T execution of statement 1 causes V1 to get a value at time t. Signal Z is then scheduled to get a value at time $T + \Delta$ so statement 3 would be using old value of initial.

o Wait Statement

The wait statement provides an alternate way to suspend the execution of process.

- 3 basic form of wait statement

- wait on sensitivity list;
- wait until boolean expression;
- wait for time-expression;

- combined form in a single wait statement

→ wait on sensitivity list until boolean expression for time expression

Eg. wait on A,B,C; -- statement 1

wait until (A=B); -- " 2

wait for 10ns; -- " 3

wait on CLOCK for 20ns; -- " 4

↳ In statement 1, the execution of wait statement causes the process to suspend and then it waits for an event to occur on signal A,B,C.

↳ The execution of statement 4 causes the process to suspend and then it waits for an event to occur on clock signal for 20ns.

wait until wait until CLK = '1';

when the wait statement is executed the process must first suspend then wait for an event to occur on clock & then check the value of boolean expression. It doesn't matter if the boolean is true. At the time the wait state is executed, if the clk is already 1 when the statement execute, the boolean expression is not checked until another event occurs on signal clock.

wait until TRUE;

- Process with NO sensitivity list

process -- no sensitivity list

variable TEMP1, TEMP2 : BIT;

begin

TEMP1 := A and B;

TEMP2 := C and D;

TEMP1 := TEMP1 OR TEMP2;

Z <= not TEMP1;

wait on A,B,C,D; -- Replace the sensitivity list

end

process.

→ if statement

↳ An if statement selects a seq. of statement or statement for execution based on the value of a condition.

↳ The condition can be any expression that evaluates to a boolean value.

Syntax: The general form of an if statement is
if boolean expression then
sequential statement

[else if boolean expression then]
seq - statement]

[else - else clause
seq. statement]

end if

- Creating signal waveform

→ Phase 1 $\leftarrow '0', '1'$ after 13ns. '1' after 50ns.

→ When this signal assignment statement is executed say at time T, it causes four values to be scheduled for signal phase 1. The value '0' is scheduled to be assigned at time $T + A - 1$ at ~~the~~ $T + 8\text{ns}$, '0' at $T + 13\text{ns}$ & '1' at $T + 50\text{ns}$.



- Signal Drivers

Every signal assignment in a process element creates a driver for that particular signal. The driver of a signal holds its current value & all its future value as a sequence of 1 or more transaction where each transaction identifies the values to appear on the signal along with the time at which the value is to be appeared.

→ All the transaction on drivers are ordered in increasing order of time.

What if there is more than 1 assignment to the same signal within a process?

- process
begin

RESET $\leftarrow 3$ after 5ns, 21 after 10ns, 14 after 17ns
end process;

RESET \leftarrow [Current] — [3 @ T+5ns] [21 @ T+10ns] [14 @ T+17ns]

* When simulation time advances to $T + 5\text{ns}$, the first transaction is deleted from the driver & reset gets the value of 3.

* Effect of Transport Delay on Signal drivers

Signal Rx-DATA : NATURAL;

process

begin

Rx-DATA <= transport 11 after 10ns;

Rx-DATA <= transport 20 after 22ns;

Rx-DATA <= transport 35 after 18ns;

end process;

Rx-data \leftarrow [Current | 11 @ T+10ns | 20 @ T+22ns]

- After the 2nd signal assignment is executed, the transaction $20 @ T+22\text{ns}$ is appended to the driver, since the delay of this transaction is larger than the delay of the appending transaction of driver.
- When the 3rd signal assignment statement is executed, the new transaction causes the $20 @ T+22\text{ns}$ to be deleted & the new transaction is appended to the driver.

Rx-DATA = [Current | 11 @ T+10ns | 35 @ T+18ns]

- In general, a new transaction will ~~be~~ delete all transaction on a driver that are to occur later on than of new transaction.

- Rule
- If the delay time of the new transaction is greater than those of all the transaction already present on the driver, then the new transaction is added at the end of the driver.
 - If the delay time of the new transaction is earlier than or equal to one or more transaction on the driver, then these transaction are deleted from the driver & the new transaction is added at the end of the driver.

* Effect of General Delay on Signal Drivers

Process

begin

Rx-DATA <= 11 after 10ns;

Rx-DATA <= 22 after 20ns;

Rx-DATA <= 33 after 35ns

wait; -- suspends indefinitely

end process;

→ when internal delays are used both the signal value being assigned and the delay value affect the deletion and addition of transaction.

- Rules
1. If the delay of new trans. is earlier than an existing trans. the later is deleted & new one is added at the end of the driver regardless of the signal values of true transaction.
 2. If the delay of new trans. is greater than an already existing trans. the signal values of the two transaction are compared if they are same they are added at the end of driver. If not, the existing one is deleted before adding the new transaction.
 - Deletion occurs for every existing frame with a signal value that is different from the new frame.

Tx-DATA \leftarrow

current	22 @ 20ns
---------	-----------

Tx-DATA \leftarrow

current	33 @ 15ns
---------	-----------

- The transaction 11 @ T10ns, first get added to the driver, the 2nd trans. 22 @ 20ns causes the existing transaction to be deleted with this the signal value i.e., 22 of new trans. is assigned. The execution of 3rd signal assignment cause the trans. to be deleted from the driver since the delay of new trans. is less than the existing transaction.
- * Summary of rules for adding a new transaction when internal delay is used is

1. All transactions on a driver that are scheduled to occur at or after the delay of the new transaction are deleted (as in the transport class)
2. If the value of new transaction is same as the value of the trans. on the driver, the new trans. is added to the driver. If the value of new trans. is different from the value of one or more trans. on the driver these trans. are deleted from the driver.

* Data Flow Model

- A dataflow model specifies the functionality of the entity without explicitly specifying its structure
 - data flow model for a 2-input or gate
 - entity OR2 is
 - port(Signal A,B: IN Bit ; Signal Z:out bit);
 - end OR2;
 - architectures OR2 of OR2 is
- ```
begin
 Z <= A OR B after qns
end OR2;
```

## • Multiple Drivers


```
entity TWO_OR_EXAMPLE is
port (A,B,C : in Bit ; Z : out Bit);
end TWO_OR_EXAMPLE;
```

```
architecture TWO_OR_EX-BEH of TWO_OR_EXAMPLE is
begin
```

$Z \leftarrow A \text{ and } B \text{ after } 1\text{ns};$

$Z \leftarrow \text{not } C \text{ after } 5\text{ns};$

end;



The value of  $Z$  would be determined by using a user defined resolution func that considers the values of both the drivers or  $Z$  & determines the effective value.


begin

$Z \leftarrow '1' \text{ after } 2\text{ns}, '0' \text{ after } 5\text{ns}, '1' \text{ after } 10\text{ns};$

$Z \leftarrow '0' \text{ after } 4\text{ns}, '1' \text{ after } 5\text{ns}, '0' \text{ after } 20\text{ns};$

$Z \leftarrow '1' \text{ after } 10\text{ns}, '0' \text{ after } 20\text{ns};$

end entity;



A signal with more than 1 driver must have a resolution func associated with it otherwise it is an error such a signal is referred to as resolved signal.

A resolution func is associated with a signal by specifying its name in the signal declaration.

## • Resolution Function

- VHDL uses a resolution func to determine the actual O/P.
- For a multiple driven signal, value of all drivers are resolved together to create a single value for the signal.
- This is known as "Resolution Func".
- Examines the value of all the drivers.

The TWO-DR-EXAMPLE entity previously described is  
port(A,B,C : in bit; out wired-OR bit);

Eg function WIRED-OR( INPUTS : BIT-VECTOR) return bit is  
begin  
for J in INPUTS RANGE loop  
if INPUTS(J) = '1' then  
return '1';  
end if;  
end loop;  
return '0';  
end WIRED-OR;

## o Block statements

It represent a way of partitioning the code

It is a concurrent statement, it can be used for 3 purposes.

- i) to disable signal drivers by using guards
- ii) to limit scope of signals
- iii) to represent certain part of the design

There are two kinds of block statement

i) Simple

Syntax: Label : BLOCK  
[declarative part]  
BEGIN  
(concurrent statements)  
END BLOCK (label);

ii) Guarded

Syntax: BLOCK(guarded expression)  
[declarative part]  
BEGIN  
(concurrent guarded & unguarded  
Stat.)  
END BLOCK (label);

→ It includes additional expr called  
guarded expression.

(i.e., like if else statement)

\* If a guard expression appears in a block statement there is  
an implicit "called expression called guard of type boolean  
declared within the block".

Eg ARCHITECTURE latch of latch IS

```
BEGIN
 b1 : BLOCK (CLK = '1');
 BEGIN
 q <= GUARDED d;
 END BLOCK b1;
END latch;
```

gn eg.  $clk = 1$  is guarded expression while  $a =$  guarded in  
a guarded statement  $\therefore q = d$  will only occur if  $clk = 1$

{ std-logic is a type of resolved logic, that mean a signal can be  
driven by 2 inputs.  
std-logic is a type of unsolved logic, that mean a signal cannot  
be driven by 2 inputs.

Q1. Write VHDL code for half adder using data flow modelling?

```
ENTITY HA IS
PORT (x,y : IN bit;
 sum,carry : OUT bit);
END HA IS;
ARCHITECTURE HA OF HA
begin
 sum <= x XOR y;
 carry <= x AND y;
end HA;
```

#### → Full Adder

```
ENTITY FA IS
PORT (a,b,c : IN bit;
 s,carry : OUT bit);
END FA;
ARCHITECTURE FF OF FA
BEGIN
 s <= a XOR b XOR c;
 carry <= (a AND b) OR (b AND c) OR (c AND a);
END FF;
```

#### ↳ VHDL code for Half Subtractor

```
ENTITY HS IS;
PORT (a,b : IN bit;
 d,borrow : OUT bit);
END HS;
ARCHITECTURE HSS OF HS IS
BEGIN
 d <= a XOR b;
 borrow <= (NOT a) AND b;
END HSS;
```

- Structure Modelling : An entity is modeled as a set of components connected by ~~using~~ signals that is as a netlist.
- Component Declaration
- i) A component instantiated in a structural description must first be declared using a component declaration.
  - ii) A component declaration declares the name & the interface of a component.
  - iii) Must be declared in the declarative part of the architecture.

The syntax of a simple form of component declaration is

```
component component-name;
 port (list-of-interface-ports);
end components;
```

- Component Instantiation

The instance of a component in the entity is described as follow

```
<instance-name> : <comp-name>
 port map (<association list>);
```

Eg. 3 input AND gate by instantiation of a 2 input AND gate entity and 3 gate is

```
port (o : out std-logic;
 i1 : " " " ";
 i2 : " " " ";
 i3 : " " " ");
);
```

end and 3 gate;

architecture arc-and3gate of and3gate is

```
port (c : out std-logic;
 a : IN " ";
 b : IN " ");
```

end component;

signal temp1 : std-logic;

begin

u1 : andgate

portmap (temp1, i1, i2);

u2 : andgate

portmap (o, temp1, i3);

end arc-and3gate;

- components: The connections in the association list may be declared in 2 ways
  - i) Positional Association
  - ii) Named Association

### ↳ Positional Association

- i) The name of the signals in the higher level entity are written in the port map statement & each signal is mapped with port in the component declaration in the order in which they are declared.
- ii) the order in which the signals are written has to match with the order of the parts of the components.

### ↳ Named Association

The signals of the higher level entity are connected to the part of components by explicitly stating the connections.

e.g. The 3 input AND gate may be written as

architecture arc\_and\_3\_gate of and\_3gate is

component andgate is

port ( c : out std-logic )

    a : in std-logic ;

    b : in std-logic );

end component ;

signal temp1 : std-logic ;

begin

    u1 : andgate

    portmap ( c => temp1 ;

            b => i2 ;

            a => i1 );

    u2 : andgate

    portmap ( a => temp1 ;

            b => i3 ;

            c => o );

end arc\_and\_3gate ;

Hence the order in which the code, the signals are written is not important.

\* VHDL code for half adder using structural modelling

Component and gate is

port (x,y:in std-logic;  
z,w:out std-logic);  
end port;

\* Configuration : A configuration is used to bind(i) an architecture with its entity declaration


(i) to bind a component with an entity

→ The VHDL language provides 2 ways of binding

i) by using a configuration specification

ii) by using a configuration specification declaration

Syntax



for list\_of\_comp\_label : component\_name  
use binding indication;

entity entity-name [architecture-name]

[generic map(generic-association)]

[portmap(port association)]

A config. specification is used to bind components instantiations to specific entity that ~~exist~~ are stored in desired library. The specification appears in the declaration part of the archt. or the block in which the component are instantiated.

Q VHDL code for priority encoder using behavioural modelling

ENTITY Priority\_Encoder IS

PORT ( w : IN std-logic\_vector(3 downto 0);  
y : OUT " " " (1 downto 0);  
z : OUT std-logic );

END Priority\_Encoder

Architecture Behaviour of priority is

BEGIN

process (w)

BEGIN

if w(3) = '1', then

y <= '11';

else w(2) = '1', then

y <= '10';

else w(1) = '1', then  
y <= '01';

else y <= '00';

END if;

END Process;

z <= '0' when w = 0000  
Else '1';

END Behaviour;

Q1. VHDL code for full subtractor using data flow model

→ ENTITY FS JS;  
Port ( A,B,C : IN BIT;  
diff , borrow : OUT BIT);

END FS;

Architecture FSS of FS IS

begin diff <= A XOR B XOR C ;

borrow <= (not A) AND B OR (B AND C) OR (C AND (not A));

END FSS;

Q2. VHDL code for binary to gray code converter using data flow model.

→ ENTITY GC IS:

port ( b0,b1,b2,b3 : IN bit;  
g0,g1,g2,g3 : OUT bit);

END GC;

Architecture BG of GC

begin

g3 <= b3

g2 <= b3 XOR b2

g1 <= b2 XOR b1

g0 <= b1 XOR b0

END BG;

#### o For Full Adder

library HS-LIB , CMOS-LIB

entity FULL-Adder is

port( A,B,CIN : IN BIT ; SUM,COUT : OUT BIT);

end FULL-Adder;

Architecture FA-STR of Full-Adder is

for X1,X2,XOR2

use entity work.XOR(XOR 2BEH); -- Binding the entity with  
more than one instantiation  
of a component

for A3 : AND2

use entity HS-LIB AND2HS (AND 2STR)

port map( HS-B => A1 , HS-Z => Z , HS-A => A0 ); -- Binding the  
entity with a single instantiation  
of a component

for all : OR2

use entity CMOS\_LIB. OR2CMOS (OR2STR) -- Binding the entity with all instantiation of OR2 component.

for others : AND2

use entity WORK.A-gate (A-Gate-Body)  
portmap (AO, A1, z); -- Binding the entity will all unbound instantiation of AND 2 component.

Signal S1, S2, S4, S5 : BIT;

begin

X1 : XOR2 port map (A, B, S1);  
X2 : XOR2 port map (S1, CIN, SUM);  
A1 : AND2 port map (S2, A, B);  
A2 : AND2 port map (S3, B, CIN);  
A3 : AND2 portmap (S4, AB, ~~CIN~~, CIN);  
O1 : OR2 portmap (S1, S3, S5);  
O2 : OR2 portmap (S4, S5, COUT);

end FA-STR;

- First specification statement indicates that instances X1 & X2 of component XOR or formed to the entity, represented by the entity architecture pars. ~~XOR2 & XOR2BEH~~
- The second specification binds the end to component label A3 to the entity represented by entity architecture.

#### Configuration Declaration

used to select one of the many architecture that an entity may have!

Syntax : configuration config-name entity-name is

for architecture-name

for instantiation : component-name

use library-name-entity-name (archi-name);

end for;

end for;

end config-name;

- It is a separate design unit used for binding of component i.e, binding can be done after the architecture has been written.

- o Generic Statement : It allows to pass some certain parameters into a design description from its environment.

Syntax: generic  
 constant-name : type [ := value ]  
 constant-name : type [ := value ]  
 );

Q. Entity Priority-Encoder is  
 Signal ( w0, w1, w2, w3 : IN std-logic ;  
 y0, y1, y2 : OUT std-logic );  
 architecture Encoder of Priority-Encoder is  
 begin process (w0, w1, w2, w3)  
 begin if w3 = '1' then  
 y <= '11';  
 elseif w2 = '1' then  
 y <= '10';  
 elseif w1 = '1' then  
 y <= '01';  
 else y <= '00';  
 end if;  
 end process;  
 z <= '0' when w = '0000' else '1';  
 end behaviour;

### o Operator Overloading:

- Allow us to perform arithmetic and boolean func on non built in data types.
- Declaring ieee libraries to ".all" will work fine

Eg (this is inside the ieee library)

```
FUNCTION "+" (l : std-logic-vector ; r : std-logic-vector) return std-logic-vector;
FUNCTION "+" (l : std-logic-vector ; r : integer) " " " ;
FUNCTION "+" (l : " " " ; r : std-logic) " " " ;
FUNCTION "+" (l : integer ; r : std-logic-vector) " " " ;
FUNCTION "+" (l : std-logic ; r : std-logic-vector) " " " ;
```

• Signal Assignment: ↳ conditional

↳ Simple → Already

↳ Selected

\* Conditional : FORMAT

<signal-name> <= <signal / value> when <condition 1> else  
<signal / value> when <condition 2> else  
<signal / value>;

\* Selected : FORMAT

with < expression > select

<signal-name> <= <signal / value> when <condition 1>  
|  
<signal / value> when others;

Eg. with sel select

q <= a when "00";  
b when "01";  
s when others;

→ 'CASE' statement :

Consider multiple ~~format~~ statements

↳ FORMAT

\* CASE <exprn> IS

WHEN < condition 1 > =>

{ seq. statement }

WHEN < condition 2 >

{ seq. statements }

!

WHEN OTHERS => -- {optional}

{ seq. statements }

END CASE ;

• sequential statement must go inside an explicit process.

→ sequential loops [NEXT and EXIT can be used in any loop type]

• loop statement

• loop infinity when EXIT statement exists.

Eg [loop-label] LOOP — seq. statement

—NEXT loop-label WHEN -- ; | END LOOP ;  
EXIT loop-label WHEN -- ; |

Eg PROCESS (sel, a, b, c, d)

BEGIN

CASE sel IS

WHEN "00" =>

q <= a;

WHEN "01" =>

q <= b;

WHEN "10" =>

q <= c;

WHEN OTHERS =>

q <= d;

END CASE ;

END PROCESS ;

## ↳ WHILE loop

- conditional test to end loop
- condition 'true' → loop ~~run~~ number
- condition 'false' → loop stops

Eg WHILE <Condition> loop

-- seq. statement

END LOOP

## ↳ FOR Loop

Eg. FOR <~~that~~ Identifier> IN <range> loop

-- seq. statements

END LOOP ;

## ◦ Applications of Generic

- can be used as a **static** value ~~is~~ the when needed.
- for modeling ranges of subtypes

Subtype ALUBUS is integer range top downto 0;  
-- top is a generic.

## ◦ Generic and Constants diff.

### Generic

- ↳ Are specified in entities
- ↳ change in value of a generic affects all architecture.

### Constant

- Are specified in architecture
- change in value of a const. will be limited to architecture.

## Syntax — component declaration

Component component\_name is  
generic (list of generic);  
ports (list of interface ports);  
end component;

— component instantiation  
component\_label : component-name  
generic map (generic-also-list);  
port map (port-also-list);

## Rules

For each unbound component instance

- an entity that is visible and has the same name as that of the component is used to bind to the instance, if no such entity exists, it's an error.
- the entity's most recently analyzed architecture is used
- port and generic are matched by names.

## ◦ Subprograms

Two kinds of subprograms

i) function

ii) Procedure

1. **function** : These are usually used for computing a single value.  
It executes in simulation time.
2. **procedure** : These are used to partition large behavioural description.  
Procedure can return zero or more values.  
It may or may not execute in zero simulation time.

### Syntax of subprogram

Subprogram - specification is

Subprogram - item - declaration

begin

Subprogram - statements -- same or seq. statement

end [Subprogram - name];

- The subprogram specification specifies the name of a subprogram and defines its interface i.e. it defines the formal parameters name, their class, their type and mode.

### Return Statement

1. Sequential statement

2. Special statement that is allowed only within subprogram.

Syntax: return {expression};

3. Causes the program to terminate

4. Every subprogram must have it to return to the calling program.

5. For procedure, objects of mode out and inout return their value to the calling program.

### Function

1. Return single value

2. Sequential algo.

3. Value returned using return statement

Syntax : (procedure)

- procedure <procedure-name> (parameters list) is

declarations;

begin

statements;

end procedure procedure-name ;

Syntax : (function)

- function <function-name> (parameters list) return <return-type> is

declaration;

begin

statements;

} end function function-name;

→ Parameter list specifies

- class definition (signal, var., const.)
- name of parameter
- subtype indication
- mode of the parameter (in, out, inout)
- optional initial value.

Eg

```
FUNCTION Largest (TOTAL-NO : INTEGER ; SET : pattern)
RETURN real IS
 -- pattern is defined to be a type of 1-D array
 -- floating point value, elsewhere
 variable RETURN-VALUE : REAL := 0.0;
begin
 for K in 1 to Total-No loop
 if SET(K) > RETURN-VALUE then
 RETURN-VALUE := SET(K);
 end if;
 end loop;
 return RETURN-VALUE;
end LARGEST;
```

→ function specification (subprogram - specification)

Syntax

```
[pure|impure] function function-name (parameter-list)
 -- formal parameters
 return return-type;
```

- Impure function:  
1) It return different values each time, it is called with the same set of values.  
2) If neither is specified then function is by default pure func.
- Pure function:  
1) The one which return the same value each time the function is called with the same set of actual parameters  
2) The mode which allowed for parameter is mode in  
3) Only constants and signal objects can be passed as parameters  
4) Default object is 'constant'.

→ Function call :

Syntax function-name (list\_of\_actual-values)

↳ Function call in an expression

Eg SUM := SUM + LARGEST(MAX-COINS, COLLECTION);

↳ Actual value may be associated by

1. Position
2. named association

↳ Named association is

LARGEST (SE => COLLECTION, TOTAL-NO => MAX-COINS)

→ Procedure 1. Allows decomposition of large behaviours into modular sections

2. can return more than one value

3. parameters used mode out and inout

Syntax : procedure procedure-name (parameter-list)

4. specifies list of formal parameters for the procedure

5. Parameters may be const, variable or signal and their mode can be in, out or inout

6. If the object is not specified then the object is by default constant if the parameter is of mode in else if it is variable if the mode is of out or inout.

→ Procedure Body :

```
type OP-CODE is (ADD, SUB, MUL, DIV, LT, LE, EQ);
```

```
procedure ARITH-UNIT (A, B : IN INTEGER;
```

```
OP : IN OP-CODE;
```

```
Z : OUT INTEGER; ZCOMP : OUT BOOLEAN);
```

```
begin
```

```
case OP is
```

```
when ADD => Z := A+B;
```

```
when SUB => Z := A-B;
```

```
when MUL => Z := A*B;
```

```
when DIV => Z := A/B;
```

```
when LT => Z := A < B;
```

```
when LE => Z := A ≤ B;
```

```
when EQ => Z := A = B;
```

```
end case;
```

```
end ARITH-UNIT;
```

→ Procedure call : Syntax procedure-name (list-of-actual-parameters);

1. Actual parameters specify the expression that are to be formed into the procedure and the name of objects that are to receive the completed values from the procedure.
2. Actual parameters may be positional association or named association  
ARITH-UNIT (D1, D2, ADD, SUM, COMP); — positional association  
ARITH-UNIT (Z => SUM, B => D2, A => D1)  
OP => ADD, Z(COMP) => COMP); — Named association
3. Procedure are involved by procedure call.
4. Procedure call can either be sequential statement based on where the procedure call is present.
5. If the call is inside a process statement or inside another subprogram then it is a seq. procedure call statement, else it is a concurrent procedure call statement.

#### o Diffs. b/w Procedure call & Function call

- 1) Procedure body can have a wait statement while a func can't. Functions are used to compute value that are available instantaneously.
  - 2) Func can't be made to wait, eg it can't call a procedure with wait state.
  - 3) A process that calls a procedure with a wait state. Can't have a sensitivity list.
- o Declaration : 1) describes the subprogram name and list of parameters but without describing the internal behaviour of the subprogram i.e., it describes the interface for the subprogram.

Syntax: subprogram-specification;

procedure ARITH-UNIT (A,B : IN INTEGER);

function VRISE (signal CLOCK :NAME : BIT) return BOOLEAN;

- 2) A subprogram body may appear in the declaration 'send to the' block in which call is made.
- 3) This is not convenient if the subprogram is to be stored by more entities.
- 4) In such case the subprogram can be described in one place. probably packing bodies and then in the package declaration the corresponding subprogram declaration is specified.

#### o Overloading :

↳ Subprogram Overloading : It is convenient to process two or more subprograms with the same name.

Eg. function COUNT (ORANGES : INTEGER) return INTEGER;  
function COUNT (APPLES : BIT) return INTEGER;  
COUNT (20)

- Refers to 1st function since 20 INTEGER type COUNT('1')
  - Refers to 2nd func since '1' is BIT type
  - Function bodies are written to define the behaviour of overloaded.
- Eg function declaration for such function bodies

```
begin MUL is ('0','0','1','1');
 function "and" (L,R:MVL) return MVL;
 function "or" (L,R:MVL) return MVL;
 function "not" (R:MVL) return MVL;
```

→ Operator can be called using two different types of notations

1. Standard operation notation Eg A <= '2' or '1';
2. Standard func call notation B <= "or" ('0','2');

→ Literal Overloading: If we use same literal in two different enumeration type declaration then it is referred to as literal overloading.

Eg type L is ('0','1','2','U');
type L1 is ('0','2');
variable a:L;
variable b:L1;

- The literal '0' & '2' are overloaded because these two literals are present in both the datatypes 'L' & 'L1'.
- It will refer to the first variable defined and encountered.

- Packages : • collection of commonly used subprogram, data types, constants, attributes and components.
- Allows designer to use shared constant or function or data type.
- 'USE' statement is used to access the package.
- Packages are stored in libraries for convenience.

Syntax Package < Package-declaration > is  
{ set of declarations }  
end package-name;

- Can be stored by many designed units.

- set of declaration such as subprogram, type, constant, signal, variable etc.

Eg Package 'SYNTH-PACK' is

```
Constant L2H : TIME := (20ns); → If this is not present here then
 type ALU-OP is (ADD,SUB);
 attribute pipeline := BOOLEAN;
component NAND2
 port (A1B, : IN MVL; C:OUT MVL);
end component;
end package;
```

- Item declared in package declaration can be used by other design units by library and use classes.

use WORK SYNTH-PACK all;

package PROG1-PACK is

[Whenever these 3 are present then a body must be declared] → { constant PR-TIME : TIME;  
function;  
procedure LOAD (signal ADD-NAME); }

### • Package Body :

Package body package-name is  
declaration;  
sub program body;  
end package-name;

- Similar as architecture
- package declaration can have only one package body with same name, unlike the entity declaration.
- Contains hidden details
- Complete constant declaration for deferred constant
- It used to store private declaration that should not be visible.
- If package doesn't have function, procedure then body declaration is not required.

### • VISIBILITY : \* IMPLICIT

- 1) Architecture body implicitly inherits all declaration in the entity.
- 2) Package body implicitly inherits all items declared in the program declaration when the package name is same as package declaration.

### \* EXPLICIT

- 1) Visibility of item declared in other design units can be achieved using contact classes.

- 2) Two contact classes
  - Library classes
  - Use classes

### → Design file includes

- Library
- Use

(Design file can have multiple design units)

### → Design Unit Includes

- entity
- architecture
- configuration

## → Library classes

### • Formal

library name-of-Library;

- STD & WORK library are implicitly declared in design unit

library <library-name>;

use <lib-name>.<package-name>.all;

- Implementation dependent storage facility for fusingly analyzed design unit

- STD package design 5 data types:

↳ bit      ↳ bit-vector      ↳ character      ↳ time      ↳ integer

- STD-logic-1164 include 4-data types:

↳ std-logic      ↳ std-ulogic      ↳ std-logic-vector      ↳ std-ulogic-vector

## → Use classes

### • Format

use library-name.primary-unit-name.item;

## → ATTRIBUTES

- Can be used for modeling hardware.
- provides additional information about an object (signals, arrays, types) that may not be directly wanted to the value that object carries.
- Can be broadly classified as:
  - ↳ Predefined - as a part of 1076 std      ↳ user defined

## ↳ Predefined Attributes

- Value kind attributes (left, Right, High, low, length, ascending)

'left' : return left most value of type subtype

type bit-array is array (1 to 5) of bit;

variable L : integer := bit array 'left';

-- L takes left most bound i.e., 1.

'high' : return upper bound of type subtype

type bit-array is array (-15 to 15) of bit;

variable i's : integer := bit-array 'high';

-- It takes the value of 15

'length' : return the length of an array

type bit-array is array (0 to 31) of bit;

variable len : integer := bit-array 'length';

'ascending' : return a Boolean true value of the type or subtype which is declared with an ascending range

Eg. type ase\_array is array(0 to 31) of bit;  
type dse\_array is array(36 downto 4) of bit;  
variable A1 : boolean := ase\_array'ascending';  
variable A2 : boolean := dse\_array'ascending';

- NOTE : Value kind attributes return an explicit value and can be applied to a type or subtype.

→ Predefined Attributes P02, Val, Succ, Pred, Left of, Right of

- P02(a) : return the position number of 'a'  
type state-type is (init, hold, strobe, read);  
variable p : integer := state-type'pos(mod);
- Val(a) : return the type of value at position 'a'  
type state-type is (init, hold, strobe, read)  
variable v : integer := state-type'val(3);
- Succ(a) : return next value of 'a'

→ Code for ALU

```
LIBRARY IEEE;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
ENTITY ALU IS
 PORT (S0,S1,S2: IN bit;
 A,B: IN std_logic;
 PORT (inp-a: in signed(3 downto 0);
 inp-b: in signed(3 downto 0);
 sel: in std_logic_vector(2 downto 0);
 out-alu: out signed(3 downto 0));
END ENTITY;
```

ARCHITECTURE Arith of ALU IS

BEGIN

PROCESS (inp-a, inp-b, sel)

BEGIN

CASE sel IS

when "000" => out\_alu <= inp-a + inp-b;

when "001" => out\_alu <= inp-a - inp-b;

when "010" => out\_alu <= inp-a - 1;

when "011" => out\_alu <= inp-a + 1;

when "100" => out\_alu <= inp-a and inp-b;

when "101" => out\_alu <= inp-a or inp-b;

when "110" => out\_alu <= not inp-a;

when "111" => out\_alu <= inp-a xor inp-b;

END CASE;

END PROCESS;

END ARCHITECTURE;

## GENERATE STATEMENTS

- can be conditionally selected or replicated during the elaboration phase using the generate statement.

Published with MATLAB® R2018a

### Two form

- using the for-generation scheme, concurrent statement can be replicated a predefined number of types.
- using if-generation scheme, concurrent statement can be conditionally selected for selection, execution.

### Syntax

Label : for parameter in range generation

[generate declaration begin]

concurrent-statements

end generator [label];

Label : if condition generator

[generate declaration begin]

concurrent-statement

end generate [label];

Eg. ENTITY FULL-ADD4 IS

```

PORT (A,B : IN BIT-VECTOR (3 downto 0);
 CIN : IN BIT;
 SUM : OUT BIT-VECTOR (3 downto 0);
 COUT : OUT BIT);
END ENTITY;

ARCHITECTURE FOR-GENERATE OF FULL-ADD4 IS
COMPONENT FULL-ADDER
PORT (A,B,CIN : IN BIT
 COUT,SUM : OUT BIT);
END COMPONENT;
SIGNAL CAR : BIT-VECTOR (4 downto 0);
BEGIN
 CAR(0) <= CIN;
 FOR K IN 3 DOWNT0 0 GENERATE
 FA : FULL-ADDER PORTMAP (CAR(K), A(K), B(K), CAR(K+1), SUM(K));
 END GENERATE;
 COUT <= CAR(4);
END FOR-GENERATE;
```

Eg

### 4-BIT COUNTER

ARCHITECTURE IF-GENERATE OF COUNTER IS

COMPONENT D-FLIPFLOP

port (D, CLK : IN BIT; Q : OUT BIT);

END COMPONENT;

BEGIN

CK0 : for K IN 0 to 3 generate CK0;

If K=0 generate

DFF : D-FLIPFLOP portmap (COUNT, CLOCK, CLK);  
end generate CK0;


CK1-3 : if K> generate

DFF : D-FLIPFLOP portmap (CLK-1, CLOCK, CLK);

end generate CK1-3;

end generate CK1;

END ARCHITECTURE;



entity ALU is

```
port (a, b : IN std-logic-vector (7 downto 0);
 sel : IN std-logic-vector (3 downto 0);
 c_in : IN std-logic;
 y : OUT std-logic-vector (7 downto 0));
```

end ALU;

Architecture dataflow of ALU is

```
signal arith, logic : std-logic-vector (7 downto 0);
```

begin

with sel (2 downto 0)

```
arith <= a when "000";
 a+1 when "001";
 a-1 when "010";
 b when "011";
 b+1 when "100";
 b-1 when "101";
 a+b when "110";
 a+b+c_in when other;
```

with sel (2 downto 0) select

```
logic <= NOT a when "000";
 NOT b when "001";
 a and b when "010";
 a or b when "011";
 a nand b when "100";
 a nor b when "101";
 a xor b when "110";
 not (a xor b) when other;
```

with ~~sel~~ sel(3) select

```
y <= arith when '0';
 logic when '1';
```

end dataflow.

```

entity test-bench is
end;
architecture tb of test-bench is
component entity-under-test
port();
end component;
begin
generate waveform using beh_constructs;
apply to entity under-test;
EUT : entity-under-test portmap()
;
;
;
end tb-behaviour.

```

- A Test bench is a design construct which is used to verify the correctness of a hardware component. It has three main purposes
  - 1) To generate stimulus for simulation
  - 2) To apply this stimulus to the entity under test (EUT) and collect the output response.
  - 3) To compare the output response with the expected value.

## Repetitive Pattern      Waveform Generation

### Repetitive Pattern

①

↳ RP with a const. ON/OFF Delay can be created using a concurrent signal assignment statement.


APR <= not APR after 20ns;



②

↳ A clock with varying ON & OFF period can be created using a process statement

process
   
 constant off-period : Time := 30ns;
   
 constant on-period : Time := 20ns;
   
 begin
   
 wait for off-period;
   
 D-CLK <= '1';
   
 wait for on-period;
   
 D-CLK <= '0';
   
 end process;




### Concurrent Assignment

①

↳ can be generated for a signal by using multiple assignment waveform element in a concurrent signal ass. state.

Reset <='0', '1' after 100ns, '0' after 180ns



②

↳ The waveform can be made to repeat itself by placing a signal assignment state. Inside a process statement with a wait statement

signal CLK1, CLK2 : std-logic := '0';
   
 !
   
 two phase : process
   
 begin
   
 CLK <= 'U' after 5ns, '1' after 10ns,
   
 'U' after 20ns, '0' after 25ns;
   
 CLK <= 'U' after 10ns, '1' after 20ns,
   
 'U' after 5ns, '0' after 30ns;

③ ↳ Conditional signal assignment statement can also be used to generate clock

$D\text{-}Clk \leq '1'$  after off-period  
when  $D\text{-}Clk = '0'$

④ ↳ '0' else after on-period

A clock that is phase delay from another clock can be generated by using the delayed predefined attributes

$Dly\text{-}D\text{-}Clk \leq D\text{-}Clk'\text{delayed}(10ns)$

## Q Test bench for 4:1 MUX

```
library ieee;
use ieee.std_logic_1164.all;
entity tb_mux is
end tb_mux;
Architecture tb & tb_mux is
Component mux is
port(a,b,c,d : IN std_logic;
 sel : IN std_logic_vector(1 downto 0);
 y : OUT std_logic);
end component;
signal a,b,c,d,y : std_logic;
signal sel : std_logic_vector(1 downto 0);
begin
```



$sel \leftarrow "00", "01"$  after 20ns,  
 $"10"$  after 40ns,  $"11"$  after 60ns;  
 $"00"$  after 80ns;

$a \leq '0'$  after 10ns;  $'1'$  after 20ns;  
 $b \leq '0'$  after 30ns;  $'1'$  after 40ns;  
 $c \leq '0'$  after 50ns;  $'1'$  after 60ns;  
 $d \leq '0'$  after 70ns;  $'1'$  after 80ns;

```
M1: MUX portmap (a=>a; b=>b; c=>c; d=>d; sel=>sel; y=>y);
end tb;
```

## Q VHDL code for 9-bit parity generator

```
library ieee;
use ieee.std_logic_1164.all;
entity parity_9 is
port (D : in bit_vector(8 downto 0)
 even : out bit
 odd : buffer bit);
```




```

end parity - q;
architecture parity of parity_q is
component XOR2
 port (A1B : IN bit;
 Z : OUT bit);
end component;
component NOT2
 port (A : IN bit)
 B : OUT bit);
end component;
Signal E0, E1, E2, E3, F0, F1, HD : bit;
begin
 XE0 : XOR2 portmap [D(0), D(1), E0];
 ;
 XHD : XOR2 portmap (F0, F1, HD);
 XODD : XOR2 portmap (HD, DL8), ODD);
 XEVEN : NOT2 portmap (ODD, EVEN);
end parity ;

```

### Barrel shifter

It is a combination ckt which implements shifting operation without use of any seq. logic






```

Library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity BS is
 port (w : IN unsigned (3 downto 0);
 s : IN unsigned (1 downto 0);
 y : OUT unsigned (3 downto 0));
end BS;
architecture A-BS of BS is
begin
 process (s,w)
 begin
 case s is
 when "00" => y <= w;
 when "01" => y <= ROR1;
 when "10" => y <= WROR2;
 when "11" => y <= WROR3;
 end case;
 end process;
end A-BS;

```

## 2 bit Multiplier using HA



$$P_0 = A_0 B_0$$

$$P_1 = A_1 B_0 + A_0 B_1 \text{ HA}$$

$$P_2 = A_1 B_1 + C_1$$

$$P_3 = C_2$$

## Barrel shifter

An  $n$ -bit barrel shifter shifts or rotates the input data by the specified no. of bits in a combinational manner.

entity bs is

generic ( N : positive := 4 )

port ( Data : in std-logic-vector (N+1) downto 0 );

sel : in integer range 0 to (N-1);

b-out : out std-logic-vector ( (N-1) downto 0 ));

end bs;

architecture bs2 of bs is

begin

bout <= data((N-1-sel) downto 0) & data((N-1) downto N-sel);

when sel > 0

else

data;

end bs2;

Eg

data := 1011

let sel = 2;

bout <= data((4-1-2) downto 0) & data((4-1) downto (4-2));

& = data(1 downto 0) & data(3 downto 2);

& = 1110 → rotated by 2 bits

## Clock Divider

entity clk\_divider is

generic ( N : positive );

port ( clk, reset : in std-logic;

ck\_div : buffer\_std-logic );

end clock\_divider;

architecture behaviour of clk\_divider is

begin

process(clk, reset)

variable COUNT : NATURAL ;

begin

```
if reset = '0' then
 COUNT = '0';
 CLK-div <= 0;
Published with MATLAB® R2018a
elseif CLK-event && CLK = '1' then
 COUNT := COUNT + 1;
 if COUNT = N then
 CLK-div <= not CLK-div;
 COUNT := '0';
 end if;
endif;
end process;
end behaviour;
```

As long as Reset is '0', the CLK-divider output stays at '0'. If reset goes to '1', the counter starts counting next rising edge of the CLK. When N edges have been detected, CLK-divider output is inverted & counter is reset to 0 & the cycle repeats.

## Hamming code

→ General algorithm for hamming code is

1. K parity bits are added to an n-bit data word, forming a code word of  $n+k$  bits ( $u$ )
3. The bit position are numbered with powers of two, reserved for the parity bits and the remaining bits are the data bits.
2. The bit position are numbered in seq. from 1 to  $n+k$
4. Parity bits are calculated by XOR operation of some combination of data bits. combination of data bits are

| Bit pos.          | 1              | 2              | 3              | 4              | 5              | 6              | 7              | 8              | 9              | 10             | 11             | 12             | 13             | (at k) |
|-------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|--------|
| Parity            | P <sub>1</sub> | P <sub>2</sub> | D <sub>1</sub> | P <sub>4</sub> | D <sub>2</sub> | D <sub>3</sub> | D <sub>4</sub> | P <sub>8</sub> | D <sub>5</sub> | D <sub>6</sub> | D <sub>7</sub> | D <sub>8</sub> | D <sub>9</sub> |        |
| P <sub>1</sub>    | ⊕              | ⊕              |                | ⊕              |                | ⊕              |                |                | ⊕              |                | ⊕              |                | ⊕              |        |
| P <sub>2</sub>    |                | ⊕              | ⊕              |                |                | ⊕              | ⊕              |                |                | ⊕              | ⊕              |                |                | ⊕      |
| P <sub>4</sub>    |                |                |                | ⊕              | ⊕              | ⊕              | ⊕              |                |                |                |                | ⊕              | ⊕              | ⊕      |
| P <sub>8</sub>    |                |                |                |                |                |                |                | ⊕              |                | ⊕              | ⊕              | ⊕              | ⊕              | ⊕      |
| K P <sub>15</sub> |                |                |                |                |                |                |                |                |                |                |                |                |                |        |

## Calculation method of Parity bit

→ Calculation of Hamming Code for 8-bit

If we take 8 bit data then 2 4 parity bit is needed because 20, 21, 22, 23, these 4 position are reserved for parity bit.

Let Data word = D<sub>1</sub> D<sub>2</sub> D<sub>3</sub> D<sub>4</sub> D<sub>5</sub> D<sub>6</sub> D<sub>7</sub> D<sub>8</sub> and parity bit = P<sub>1</sub>, P<sub>2</sub>, P<sub>4</sub>, P<sub>8</sub>

$$\begin{aligned}
 P_1 &= D_1 \oplus D_2 \oplus D_4 \oplus D_5 \oplus D_7 \\
 P_2 &= D_1 \oplus D_3 \oplus D_4 \oplus D_6 \oplus D_7 \\
 P_4 &= D_2 \oplus D_3 \oplus D_4 \oplus D_6 \oplus D_7 \\
 P_8 &= D_5 \oplus D_6 \oplus D_7 \oplus D_8
 \end{aligned}$$

Code word :  $P_1 \ P_2 \ D_1 \ P_4 \ D_2 \ D_3 \ D_4 \ P_8 \ D_5 \ D_6 \ D_7 \ D_8$

Then to check the parity bit for detecting

$$\begin{aligned}
 C_1 &= P_1 \oplus D_1 \oplus D_2 \oplus D_4 \oplus D_5 \oplus D_7 \\
 C_2 &= P_2 \oplus D_1 \oplus D_3 \oplus D_4 \oplus D_6 \oplus D_7 \\
 C_3 &= P_3 \oplus D_2 \oplus D_3 \oplus D_4 \oplus D_6 \\
 C_4 &= P_4 \oplus D_5 \oplus D_6 \oplus D_7 \oplus D_8
 \end{aligned}$$

the error by check bit  
 If the result ;  $C = C_3C_4C_2C_1 = 0000$   
 indicates that no error has  
 occurred. However if  $C \neq 0$  then  
 4-bit binary number is formed  
 and gives the location of  
 the error bit.

```
ENTITY tb_bcd_7seg IS
END tb-bcd-7seg;
```

ARCHITECTURE behaviour of tb-bcd-7seg IS

-- Component declaration for the Unit Under Test (UUT)

component bcd\_7segment

PORT ( BCDin : IN STD-LOGIC-VECTOR(3 DOWNTO 0);  
 seven-segment : OUT STD-LOGIC-VECTOR(6 DOWNTO 0) );

END COMPONENT;

-- Inputs

signal BCDin : STD-LOGIC-VECTOR(3 DOWNTO 0) := (OTHERS => "0");

-- Outputs

signal seven-segment : STD-LOGIC-VECTOR(6 DOWNTO 0);

BEGIN

-- Instantiate the unit under test (UUT)

UUT : bcd\_7segment PORTMAP ( BCDin => BCDin );

seven-segment => seven-segment );

-- Stimulus process

stim-proc : process

begin

BCDin <= "0000";

wait for 100ns;

BCDin <= "0001";

wait for 100 ns;

!

!