

# SDLD

C.R.P Jain, Salibahanan,  
Mowls Khan

- Advantage of digital signal over analog signals
- positive logic, Negative logic

↓  
higher → 0  
lower → 1

## # Basic gates and Universal gates


① OR



$$\Rightarrow A+B$$


A	B	O/P
0	0	0
0	1	1
1	0	1
1	1	1

NOR



O/P
1
0
0
0


② AND



$$= A \cdot B$$

A	B	O/P
0	0	0
0	1	0
1	0	0
1	1	1

NAND



O/P
1
1
1
0

③ NOT



1	0
0	1

Ex- OR — It finds applic in various fields of digital circuit design. write in parity checker. it gives output equal to 1

$$= \overline{AB} + \overline{BA} \Rightarrow A \oplus B$$

A	B	O/P
0	0	0
0	1	1
1	0	1
1	1	0






EX-NOR - Not of EX-OR or ex-norgate. It is also called Co-incidence gate. Output equal to 1 when all inputs are equal.

## # DeMorgan's theorem

$$\textcircled{1} \quad \overline{A+B} = \overline{A} \cdot \overline{B}$$

$$\textcircled{2} \quad \overline{A \cdot B} = \overline{A} + \overline{B}$$

$\Rightarrow$  Realisation of basic gates using Universal gates and demorgans theorem.



$$= A \cdot B$$

# Number System

→ We will do binary, octal and hexadecimal.

→ Any number having base  $x$  and having m digits to the left and n digits to the right of decimal point can be written as general as

$$\rightarrow a_m x^{m-1} + a_{m-1} x^{m-2} + a_{m-2} x^{m-3} \dots + a_1 x^0 + a_0 x^{-1} \\ + a_{-1} x^{-2} + a_{-2} x^{-3} \dots + a_{-n} x^{-n}$$

— MSD → highest weight

$$a_m = \text{MSD} \longrightarrow \begin{array}{r} 1011 \\ \times 2^2 \quad 2^2 \\ \hline 1100 \end{array}$$

$$a_{-n} = \text{LSD}$$

Q - Convert decimal to binary

$$(53.625)_{10} \longrightarrow (?)_2$$

$$\begin{array}{r} 2 | 53 \\ \hline 2 | 26 \quad 1 \\ \hline 2 | 13 \quad 0 \\ \hline 2 | 6 \quad 1 \\ \hline 2 | 3 \quad 0 \\ \hline 1 \end{array} = 110101$$

$$\begin{array}{r} 25 \\ \times 2 \\ \hline 50 \end{array} \rightarrow 1$$

$$\begin{array}{r} 250 \\ \times 2 \\ \hline 500 \end{array} \rightarrow 0$$

$$\Rightarrow 110101.101$$

$$\begin{array}{r} 500 \\ \times 2 \\ \hline 1000 \end{array} \rightarrow 0$$

$$\underline{\underline{Q}} \left( \frac{10111}{2^5 2^4 2^3 2^2 2^1 2^0} \cdot \frac{1101}{2^5 2^4 2^3 2^2 2^1 2^0} \right)_2 \rightarrow (?)_{10}$$

$$\Rightarrow \cancel{1} \times 2^5 +$$

$$\Rightarrow 47.83$$

$$\text{Q} \quad \text{Given } \left( \frac{444}{8}, 456 \right)_{10} \rightarrow (\quad)_{10}$$

$$\begin{array}{r} 444 \\ \times 55 \\ \hline 444 \\ -444 \\ \hline 0 \end{array}$$

674.3.

$$\text{Q} \quad (120)_8 \text{ into } (\quad)_{10}$$

$$\begin{aligned} \text{Solve.} \quad & 1 \cancel{2} \times 8^2 + 2 \times 8^1 + \cancel{0} \times 8^0 \\ & \Rightarrow 64 + 16 \\ & \Rightarrow 80 \end{aligned}$$

$$\text{Q} \quad (115)_{10} \rightarrow (\quad)_{16}$$

$$\begin{array}{r} 115 \\ \times 2 \\ \hline 27 \\ \times 2 \\ \hline 13 \\ \times 2 \\ \hline 6 \\ \times 2 \\ \hline 3 \\ \hline 1 \end{array} \quad 00010111$$

$$= 73$$

$$\text{Q} \quad (237)_{10} \rightarrow (\quad)_{16} \quad \begin{array}{r} 237 \\ \times 16 \\ \hline 14 \\ -3 \end{array}$$

$$\Rightarrow \text{EB}$$

$$(A3B)_{16} \rightarrow (?)_{10}$$

Q: 42)

$$\text{Ans } 2619 = 16^2 \times A + 3 \times 16^1 + B \times 16^0$$

Octal to binary

For obtaining binary equivalent we place each digit in octal number by 3 bit binary equivalent

37 6

01111110

binary to Octal is reverse process start making a group of LSB and replace each by decimal equivalent

(010011010101)  $\rightarrow$  (2325)<sub>8</sub>

(2D5)<sub>16</sub>  $\rightarrow$  (?)<sub>2</sub>

001011010101

(0111011010)<sub>2</sub>  $\rightarrow$  (?)<sub>16</sub>

$\rightarrow$  7B5

(47)<sub>16</sub>  $\rightarrow$  (?)<sub>8</sub>

(32)<sub>8</sub>  $\rightarrow$  (?)<sub>16</sub>

00100011  $\rightarrow$  107

00011010  $\rightarrow$  1A

## Decimal Codes

842)

There are two decimal codes

① BCD (Binary Coded Decimal)

② Excess 3

① These are used to represent decimal no in bcd  
each decimal no is encoded by 4 bits

② Excess 3 codes are obtained by adding 3 to bcd of any number

$$\begin{array}{r} 13 \\ | \\ 0001 \ 0011 \\ +3 \quad +3 \\ \hline 4 \quad 6 \end{array}$$

(8 6 4 3)<sub>10</sub> — (Excess 3 code)

842)

100101110110

---

① (0101101)<sub>2</sub> → (?)<sub>10</sub>

$$= 2^6 \times 0 + 2^5 \times 1 + 2^4 \times 0 + 2^3 \times 1 + 2^2 \times 1 + 2^1 \times 0 + 2^0 \times 1$$

$$= 2^5 \times 1 + 2^3 \times 1 + 2^2 \times 1 + 1$$

$$= 32 + 8 + 4 + 1$$

$$= 45$$

② (6732)<sub>8</sub> → (?)<sub>10</sub>

$$= 8^3 \times 6 + 8^2 \times 7 + 8^1 \times 3 + 8^0 \times 2$$

$$= 3072 + 348 + 24 + 2$$

$$= (3546)<sub>10</sub>$$

---

③ (770)<sub>8</sub>

$$= 8^2 \times 7 + 8^1 \times 7 + 8^0 \times 0$$

$$= 448 + 56 + 0$$

$$= (504)<sub>10</sub>$$

④ (487F)<sub>16</sub>

$$= 16^3 \times 4 + 16^2 \times 8 + 16^1 \times 7 + 16^0 \times 15$$

$$= 16384 + 2048 + 112 + 15$$

$$= 18559$$

$$\textcircled{5} (89E7 \cdot E^2)_K$$

$$8 \times 16^3 + 9 \times 16^2 + 14 \times 16^1 + 7 \times 16^0 \cdot 14 \times 16^{-1} + 2 \times 16^{-2}$$

$$= 35313.299$$

$$\textcircled{6} (175)_{10} - (?)_2$$

$$\begin{array}{r|l} 2 & 175 \\ \hline 2 & 87 - 1 \\ \hline 2 & 43 - 1 \\ \hline 2 & 21 - 1 \\ \hline 2 & 10 - 1 \\ \hline 2 & 5 - 0 \\ \hline 2 & 2 - 1 \\ \hline & 1 - 0 \end{array}$$

$$\rightarrow (1010111)_2$$

$$\textcircled{7} (256)_{10} \rightarrow (?)_2$$

$$\begin{array}{r|l} 2 & 256 \\ \hline 2 & 128 - 0 \\ \hline 2 & 64 - 0 \\ \hline 2 & 32 - 0 \\ \hline 2 & 16 - 0 \\ \hline 2 & 8 - 0 \\ \hline 2 & 4 - 0 \\ \hline 2 & 2 - 0 \\ \hline & 1 - 0 \end{array}$$

$$\textcircled{8} (7.6)_{10} \rightarrow (?)_2$$

$$\begin{array}{r|l} 2 & 7 \\ \hline 2 & 3 - 1 \\ \hline & 1 - 1 \end{array}$$

$$\begin{array}{r} 0.6 \\ \times 2 \\ \hline 1.2 \end{array}$$

$$(111.1001)$$

$$\begin{array}{r} 0.2 \\ \times 2 \\ \hline 0.4 \end{array}$$

$$\begin{array}{r} 0.4 \\ \times 2 \\ \hline 0.8 \end{array}$$

$$\begin{array}{r} 0.8 \\ \times 2 \\ \hline 1.6 \end{array}$$

$$\Rightarrow (100000000)_2$$

$$\textcircled{9} (22.79)_{10} \rightarrow (?)_2$$

$$\begin{array}{r|l} 2 & 22 \\ \hline 2 & 11 - 0 \\ \hline 2 & 5 - 1 \\ \hline 2 & 2 - 1 \\ \hline & 1 - 0 \end{array}$$

$$(10110.110) \cdot 79$$

$$\begin{array}{r} \frac{x2}{1.58} \\ 0.58 \\ \times 2 \\ \hline 1.16 \\ 0.16 \\ \times 2 \\ \hline 0.32 \end{array}$$

00816010

$$\underline{\underline{Q}} \quad (72)_{10} \rightarrow (?)_8 \quad \underline{\underline{Q}} \quad (2197)_{10} \rightarrow (?)_8$$

$$\begin{array}{r|rr} 8 & 72 \\ \hline 8 & 9 - 0 \\ \hline & 1 - 1 \end{array}$$

$$\begin{array}{r|rr} 8 & 2197 \\ \hline 8 & 274 - 4 \\ \hline 8 & 39 - 2 \\ \hline & 4 - 2 \end{array}$$

$$(110)_8$$

$$\underline{\underline{Q}} (4225)_8$$

$$(\cancel{Q}) + (53.99)_{10} \rightarrow (?)_8$$

$$\underline{\underline{Q}} \quad (802.78)_{10} \rightarrow (?)_8$$

$$\begin{array}{r|rr} 8 & 53 \\ \hline 6 & 5 - 5 \\ \hline & 7.92 \\ & 0.92 \\ & \times 8 \\ \hline & 7.36 \\ & 0.36 \\ & \times 8 \\ \hline & 2.88 \end{array}$$

$= 65.772$

$$\begin{array}{r|rr} 8 & 802 \\ \hline 10 & 2 \\ \hline 8 & 2 \end{array}$$

822.617

$$\begin{array}{r} 0.78 \\ \times 8 \\ \hline 6.24 \end{array}$$

$$\begin{array}{r} 0.24 \\ \times 8 \\ \hline 1.92 \end{array}$$

$$\underline{\underline{Q}} \quad (186979)_{10} \rightarrow (?)_{16}$$

$$\begin{array}{r|rr} 16 & 186979 \\ \hline & \end{array}$$

## Binary Subtraction Using 1's and 2's Compliment

$$\underline{\underline{Q}} \quad 101010 \text{ 1's compliment}$$
$$010101$$

Subtraction is done by taking 1's Compliment of smaller number then adding both the no.

$$A - B \longrightarrow A + B'$$

the Carry is generated at back it to LSB of the resultat.

$$\begin{array}{r} 111 \\ \downarrow \\ \textcircled{1} \quad 011 \end{array}$$

Subtraction of larger no. from smaller no.

Takes the 1's Compliment of a no. and then add the two No.

Final ~~answ~~ will be 1's Compliment of the resultat with -ve sign.  
in front of it.

$$\underline{\underline{Q}} \quad (111)_2 - (1010)_2 \text{ using 1's Compliment}$$

$$\underline{\underline{Q}} \quad (1000)_2 - (1010)_2$$

$$1) \quad 111 + 010 = + \begin{array}{r} 111 \\ 010 \\ \hline 10100 \end{array} = - 0010$$

$$2) \quad 1000 + 010 = \begin{array}{r} 1000 \\ 010 \\ \hline 1101 \end{array}$$

# Subtraction Using 2's Compliment Method

$$\rightarrow \begin{array}{r} 0101 \\ 1011 \end{array}$$

take the 2's Compliment of no then add the two no if end carry inspect the result for end carry. If carry occurs discarded and the remaining bits will be the final answer. If there is no carry answer will be 2's Compliment of result putting neg sign of front of it.

$$Q = M = 1010100 \quad M - N \\ N = 1000100$$

$$N = 1000100 \text{ 2's C}$$

$$\Rightarrow 0111100$$

$$\begin{array}{r} + 1010100 \\ 0111100 \\ \hline \textcircled{1} 0010000 \end{array}$$

$$M - N$$

$$N - M$$

$$M = 0101100$$

~~= 0~~

$$\begin{array}{r} 1000100 \\ + 0101100 \\ \hline 1110000 \end{array}$$

## 9's and 10's C

→ 9's and 10's C method are for decimal no.

→ they change the sub process into add process

→ 9's C of no is obtained by sub each digit from 9  
After that addition is performed the rules are same as 1's compliment

$$M = 72532$$

$$M - N$$

$$N = 03250$$

$$N - M$$

$$\begin{array}{r} 72532 \\ 03250 \\ \hline 69282 \end{array}$$

$$M = \begin{array}{r} 99999 \\ 03250 \\ \hline 96749 \end{array} \quad M = \begin{array}{r} 99999 \\ 72532 \\ \hline 27467 \end{array}$$

$$M + N = \begin{array}{r} 96749 \\ + 72532 \\ \hline 69281 \end{array}$$

$$\textcircled{1} \quad 69281 = 69282$$

$\rightarrow 10^1 C$

$\rightarrow 10^1 C$  is obtained by leaving all least significant 0 unchanged. Sub the first non-zero least significant digit from all the remaining higher bits from 9.

$\rightarrow$  Rules of sub are same as 2's C

Q:

$$M = 72532$$

$$N = 03250$$

$M-N$  using  $10^1 C$

$$N-M$$

$$N = \frac{-99100}{03250} \Rightarrow \frac{72532}{+96750} = \frac{-72532}{03250}$$

$$\underline{96750} \quad \underline{69282}$$

$\rightarrow$  Gray Codes

$\rightarrow$  Gray Codes are called minimum change code bcz here only 1 bit in a code group changes when we move from one step to another step.

$\rightarrow$  they are non weighted codes.

$\rightarrow 10101101$

$111110110$

$\rightarrow 110101$

$101111$

$\rightarrow$  Gray to  
Binary

$(0110101)$



$110110010$

$\rightarrow 1010111$  into bin

$1010111$


$\Rightarrow 1100101$

imp

Q = why gray codes are called reflected code?

Q = why excess 3 codes are called self -C -codes

LAB




②  $\overline{A+B} = \overline{A} \cdot \overline{B}$

$$\overline{A \cdot B} = \overline{A} + \overline{B}$$

## #ASCII Code

Error detecting Codes to detect error we have a ~~concept~~ Concept of parity bit, a parity can be defined as extra bit which can be sent along with the data



Parity can be even bit parity or odd bit parity

→ Use only for one bit error.

Standard representation of Logical function

① SOP            ② POS      by which we can represent some logical function.

$$SOP = \overline{A} \cdot \overline{B} = 0 \quad POS = A + B$$

In SOP form - means 0

In POS - means 1

• SOP and POS are Complement of each other.

$$\rightarrow \overline{A} \cdot B + \overline{C} \rightarrow SOP$$

$$(A + \overline{B}) \cdot C \rightarrow POS$$

## K-Map

- It stands for Karnaugh map. It is a systematic method for simplify any boolean expression
- If there are 3 variable =  $2^3 = 8$  blocks.

	A B 0	0	1
	1	2	3

	A B C 00	01	11	10
	0	2	6	4
	1	3	7	5


	AB CD 00	01	11	10
	0	4	12	8
	1	5	13	9
	3	7	15	11
	2	2	14	10

$$\begin{aligned} & A B C D \\ & 0101 \\ & 2 + 2^0 \\ & = 4 + 1 \\ & = 5 \end{aligned}$$

Q minimize the following  
 $3, 5, 7, 8, 9, 11, 14)$

$$F(A, B, C, D) = \sum m(0, 1, 3, 5, 7, 8, 9, 11, 14) \rightarrow \text{SOP}$$

$\text{PI}_m \rightarrow \text{POS}$



SOP

8

$$\Rightarrow ABC\bar{D} + \bar{B}\bar{C} + \bar{A}D + \bar{B}D + \bar{A}\bar{B}$$

$y = AB\bar{C}\bar{D} + \bar{B}\bar{C} \times 1$

Q. For the following table solve the K map.

A	B	C		Y
0	0	0		0
0	0	1		1
0	1	0		1
0	1	1		0
1	0	0		1
1	0	1		0
1	1	0		0
1	1	1		1

		AB	00	01	11	10
		C	0	1	0	1
0	0	0	1	0	1	
	1	1	0	1	0	

SOP

$$\Rightarrow \bar{A}\bar{B}C + \bar{A}B\bar{C} + ABC + A\bar{B}\bar{C}$$

Standard SOP form

It means all the variables should be present in each expression of the equation.

$$F(A, B, C) = ABC + BC + \bar{A}B\bar{C} + \bar{B}\bar{C} + A(B\cdot\bar{B}) \cdot (C+C)$$

equation convert into Standard form the expression is multiplying by OR the missing terms in C and UNC forms

→ In S-SOP for each terms is called min term.



$$\Rightarrow BC \cdot (A+\bar{A})$$

$$\text{Q) } F(A, B, C) = A\bar{B}\bar{C}D + \bar{A}B\bar{C}D + \bar{A}\bar{B}\bar{C} + \bar{A}\bar{B}\bar{D} + \bar{A}\bar{C}$$

+  $A\bar{B}C + \bar{B}$  Solve it by using Kmap

$$\Rightarrow AB\bar{C}D + \bar{A}BcD + \bar{A}\bar{B}\bar{C}(D+\bar{D}) + \bar{A}\bar{B}\bar{D}(c+\bar{C}) + \\ A\bar{C}(B+\bar{B})(D+\bar{D}) + A\bar{B}c(D+\bar{D}) + \bar{B}(A+\bar{A})(c+\bar{C}) \\ C(D+\bar{D}).$$

→ Binary to gray code (Lab)




$\Rightarrow 0 \rightarrow q (BCD)$

~~→ BCD~~ → 0-9

~~B C D~~ binary to gray code → 0-15

7486 → x-am



Q Dont Care Condition in K-map

→ maulkas cross in K-map. they are assumed to be 0 and 1 depending on the requirement  
they dont effect output in either way

Q Given  $f(A, B, C, D) = \sum_m (1, 3, 7, 11, 15) + d(0, 2, 5)$

CD \ AB	00	01	11	10
00	X			
01	1	X		
11	1	1	1	1
10	X			

$$= CD + \bar{A}D$$

## Digital Arithmetic Circuit design

There are two types digital Circuits.


- ① Combinational CKT
- ② Sequential CKT

① It is those in which present output depends on present input only whereas S.C. in which present output depends on present input as well as past input and output.  
S.C. have a memory and Combinational CKT


## Combinational CKT

Half adder  $\rightarrow$  It is a CKT which acts two bits at any given time there is no provision to add carry.


A	B	S	C
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



$$\text{Sum} = \overline{A}B + \overline{B}A = A \oplus B$$



$$C = A \cdot B$$



## Full adder

It is Combinational CKT in which there is provision to add carry so, it is basically taking 3 input and Sum and Carry as a output

A	B	C <sub>n</sub>	S	C <sub>1</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1

# STLD

1	1	0	0	1	0
1	1	1	0	0	1
1	1	1	1	1	1
1	1	1	1	1	1
1	1	1	1	1	1

AB  
C



00	01	10	11
0	0	1	1
1	1	0	0
Sum	2	6	4

$$\begin{aligned}
 &= \cancel{ABC} + \cancel{ACB} + \cancel{BAC} + \cancel{BCA} + \cancel{CAB} + \cancel{CBA} \\
 &= \bar{A}B\bar{C} + \bar{A}\bar{B}C + A\bar{B}\bar{C} + ABC \\
 &= A \oplus B \oplus C
 \end{aligned}$$

Cover AB  
C

		1	
		1	
		1	
		1	


$$= AB + BC + AC$$



## Half Subtractor

a logical CKT for subtraction of  $A - B$  where A and B are 1 bit no. is referred as half subtractor. the output consist of the difference and the borrow require.

=	A	B	D	B
	0	0	0	0
	0	1	1	1
	1	0	1	0
	1	1	0	0



## Full Subtractor

Multi-bit

^Full Subtractor where borrow from previous bit is also considered

A	B	C	D	B
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
,	1	1	1	1

AB	00	01	11	10	D
C	0	1	2	3	4
	0	1	1	3	5
	1				

$$\Rightarrow \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + A\bar{B}\bar{C}$$


$$\Rightarrow A \oplus B \oplus C$$

AB	00	01	11	10	B
C	0	1	1	1	1
	0	1	1	1	1
	1				

$$\Rightarrow \bar{A}B + \bar{A}C + BC$$


## Multiplexer

It is a special kind of Combinational CKT which has many input and one output. The input which is connected to output is selected with the help of select line.



$S_1$	$S_0$	$Y$
0	0	$D_0$
0	1	$D_1$
1	0	$D_2$
1	1	$D_3$

$$Y = D_0 \bar{S}_1 \bar{S}_0 + D_1 \bar{S}_1 S_0 + D_2 S_1 \bar{S}_0 + D_3 S_1 S_0$$




Q implement the following function using multiplexer

$$F(A, B, C, D) = \sum m(0, 2, 3, 6, 8, 9, 9, 12, 14)$$

- 4 Select line
- 16 input line

Logic



In every multiplexer there is a pin called enable pin, which is active low and its main function is use for cascading that means it's making for higher order multiplex using lower order multiplex.

Minterm - Minterms are AND terms with every variable present in either true or Complemented form

$$\text{Ex- } x \cdot y$$

Maxterm - Maxterms are OR terms with every variable in true or Complemented form

$$\text{Ex- } x + y$$

gray Code


gray Code is sometimes referred to as reflected binary bcz the first eight values compare with those of the last 8 values but in reverse order

→ reflected binary Code also known as gray Code as it is binary numerical system where two successive values differ in only one bit

Excess 3

Excess 3 The key feature of the excess 3-Code is that it is self complementing. This means that the 1's complement of the excess 3 no is the excess 3 code for the 9's C of the corresponding decimal no. the 9's C of decimal no is found by sub each digit in no from 9.

**Demultiplexer** - It is a single input multiple output device. An input going to which o/p line is selected with the help of selected line



D	S <sub>1</sub>	S <sub>0</sub>	y <sub>0</sub>	y <sub>1</sub>	y <sub>2</sub>	y <sub>3</sub>
D	0	0	D	0	0	0
D	0	1	0	D	0	0
D	1	0	0	0	D	0
D	1	1	0	0	0	D


$$\begin{aligned}y_0 &= D\bar{S}_1\bar{S}_0 \\y_1 &= D\bar{S}_1S_0 \\y_2 &= DS_1\bar{S}_0 \\y_3 &= DS_1S_0\end{aligned}$$

→ Circuit

### Decoder

It is similar to dmux except that there is no input data. Select lines becomes works as a input. The relation b/w input and output is

$$n : 2^n$$



S <sub>1</sub>	S <sub>0</sub>	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1


### Encoder

It performs an operation opposite to decoder. Selection b/w input and output  $2^n : n$  at a given time only one input line is high and data is encoded or we

get binary equivalent of that no of o/p

$n=3$

3:8



D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
1	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0
0	0	1	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	0	0	1	0	0	0
0	0	0	0	0	1	0	0
0	0	0	0	0	0	1	0
0	0	0	0	0	0	0	1

y <sub>2</sub>	y <sub>1</sub>	y <sub>0</sub>
0	0	1
0	1	0
1	0	0
1	1	0
<del>000</del>		
1	1	1

8427

Design a block diagram of ~~encoder~~ encoder which work as decimal to BCD converter


~~encoder~~

16:4

8421


D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>	D <sub>8</sub>	D <sub>9</sub>	y <sub>3</sub>	y <sub>2</sub>	y <sub>1</sub>	y <sub>0</sub>	
1	0	0	0	0	0	0	0	0	-	0	0	0	0	1
0	1	0	0	0	0	0	0	0	-	0	0	1	0	0
0	0	1	0	0	0	0	0	0	-	0	0	1	1	1
0	0	0	1	0	0	0	0	0	-	0	1	0	0	0
0	0	0	0	1	0	0	0	0	-	0	1	0	1	0
0	0	0	0	0	1	0	0	0	-	0	1	1	0	0
0	0	0	0	0	0	1	0	0	-	0	1	1	1	1
0	0	0	0	0	0	0	1	0	-	1	0	0	0	0
0	0	0	0	0	0	0	0	1	-	1	0	0	1	1
0	0	0	0	0	0	0	0	0	1	<del>001</del>	<del>001</del>	<del>001</del>	<del>001</del>	<del>001</del>

## BCD to Seven Segment decoder




$S_3$	$S_2$	$S_1$	$S_0$	a	b	c	d	e	f	g
0	0	0	0	1	1	1	1	1	1	0
0	0	0	1	0	1	1	0	0	0	0
0	0	1	0	1	1	0	1	1	0	1
0	0	1	1	1	1	1	1	1	0	0
0	1	0	0	0	1	1	0	0	1	1
0	1	0	1	1	0	1	1	0	1	1
0	1	1	0	1	0	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1
1	0	0	1	1	1	1	0	1	1	1

Q) design 4:1 multiplexer using 2:1 multiplexer and OR gate.



design 8:1 multiplexer using 4:1 and OR gate



$S_0$	$S_1$	$S_2$	$Y$
0	0	0	$b_0$
0	0	1	$D_1$
0	1	0	$D_2$
0	1	1	$D_3$
1	0	0	$D_4$
1	0	1	$D_5$
1	1	0	$D_6$
1	1	1	$D_7$

0 → working


1 → not working.

Implementation of higher order function using lower order multiplexer

⇒ given  $F(A, B, C) = \sum_m(0, 2, 4, 7)$  implement the following function using 4:1 MUX

→ MSB work as one of the data input

	$D_0$	$D_1$	$D_2$	$D_3$
A	0	1	2	3
A	4	5	6	7
	1	0	$\bar{A}$	A




Implement a function  $F(A, B, C, D, \Sigma_m(0, 1, 3, 4, 8, 9, 15))$  using 8:1


→ work as MSB

Solve.


	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
A	⑥	①	2	③	④	5	6	7
$\bar{A}$	⑧	⑨	10	11	12	13	14	15
	1	1	0	$\bar{A}$	$\bar{A}$	0	0	$\bar{A}$



Sequential CKT



the Flipflops are basic building block of any memory at any given time a flipflop can store only one bit of data.



the contents of memory element changed every time whenever there is change of o/p of sequential CKT. So, what will be stored next to memory is called next stage of FF & the content which are stored currently is called present stage of FF.

→ So, we can say output of sequential CKT is a function of time sequence of I/P & internal stage of flipflop

→ Sequential CKT are classified into 2 categories:-

1. Asynchronous (A)

2. Synchronous (S)

(A) CKT are those in which o/p changes whenever there is a change in I/P

(S) are those in which there is a clock present, o/p changes with I/P only whenever we apply clock pulses.

i.e their behaviour is dependent on discrete time interval.

→ They are also called "clock sequential CKT".

→ In all practical applications they are used



## FlipFlop

Types of FF:-

- 1. SR FF
- 2. JK FF
- 3. T FF
- 4. D FF

each ff has its internal structure made up of NAND gate & characteristics working table.

① SR FF - Made up of 4 nand gate.





CLK	S	R	$Q_{n+1}$
1	0	0	$Q_n$
1	0	1	0
1	1	0	1
1	1	1	?

2 bit

CLK	$\Theta_n$	S	R	$Q_{n+1}$
1	0	0	0	0
0	1	0	0	1
1	1	0	1	0
1	0	0	1	1
0	1	1	0	1
1	0	1	0	1
0	1	0	1	1

3 bits.

② D FF (delay)





CLK	D	$Q_{n+1}$
1	0	0
1	1	1

whenever clock is applied, there will change in up & V/P

CLK	$Q_n$	D	$Q_{n+1}$
1	0	0	0
1	1	0	0
0	1	0	1
1	1	0	0
0	0	1	0

## T FF (Toggle)



Whenever clock is applied on, I/P,  $T=0$  then next state will be previous state only.

$T=1$  then next state will be bar of previous bar.

CLK	$Q_n$	T	$Q_{n+1}$
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	0


J K ff  $\rightarrow$  when clock is applied

J	K	$Q_{n+1}$
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\overline{Q_n}$

$\rightarrow$


CLK	$Q_n$	J	12	$Q_{n+1}$
0	1	1	1	1
0	0	0	1	0
1	1	1	1	$\overline{Q_{n+1}}$
1	0	1	0	1
0	0	0	1	0
1	0	0	0	$\overline{Q_{n+1}}$
0	1	0	1	1
1	1	1	1	$\overline{Q_{n+1}}$

Jab



S. basic

$$S = \overline{AB} + \overline{BA}$$



$$\textcircled{2} \quad \text{= } \overset{\text{C}}{\cancel{\text{A}}} + \overset{\text{B}}{\cancel{\text{B}}} = \text{C} + \text{B}$$

$A$

$B$

$\overline{A}$

$\overline{A} + B = (A \cdot B)$

$=$

$(A \cdot B) \cdot (\overline{A} + B) = A \cdot B$

The diagram illustrates the implementation of the distributive law  $A(B+C) = AB + AC$  using logic gates. The inputs are  $A$  and  $B$ . The output is derived through two main paths:

- $A$  is connected to one input of a NOT gate (labeled  $\bar{A}$ ). The output of this NOT gate is connected to one input of a AND gate (labeled  $\bar{A} \cdot B$ ). This output is also connected to one input of a OR gate (labeled  $(A+B)$ ).
- $B$  is connected to one input of a NOT gate (labeled  $\bar{B}$ ). The output of this NOT gate is connected to one input of a AND gate (labeled  $\bar{B} \cdot A$ ). This output is also connected to one input of a OR gate (labeled  $(B+A)$ ).
- The outputs of the two AND gates are connected to the inputs of the OR gate (labeled  $= (\bar{A} \cdot B) + (\bar{B} \cdot A)$ ).
- The output of the OR gate is then connected to one input of another NOT gate (labeled  $(A+B) \cdot (B+\bar{A})$ ). The output of this NOT gate is the final output of the circuit.

### BCD - Segment

	CD	00	01	11	10
AB	00	0	0	1	1
	01	1	1	0	1
	11	X	X	X	X
	10	1	1	X	X


$$g = \overline{B}C + C\overline{D} + B\overline{C} + \overline{B}\overline{C} + A \\ = A + B\overline{C} + \overline{B}C + \overline{C}\overline{D}$$

	CD	00	01	11	10
AB	00	1	1	1	0
	01	1	1	1	1
	11	X	X	X	X
	10	1	1	X	X

$$c = B + \overline{C} + D$$

	CD	00	01	11	10
AB	00	1	0	0	0
	01	1	1	0	1
	11	X	X	X	X
	10	1	1	X	X

A B C D



	CD	00	01	11	10
AB	00	1	0	1	1
	01	0	1	1	1
	11	X	X	X	X
	10	1	1	X	X

$$a = A + C + BD + \overline{BD}$$



	CD	00	01	11	10
AB	00	1	0	1	1
	01	1	0	1	0
	11	X	X	X	X
	10	1	1	X	X

$$b = \overline{B} + \overline{C}\overline{D} + CD$$

	CD	00	01	11	10
AB	00	1	0	1	1
	01	0	1	0	1
	11	X	X	X	X
	10	1	1	X	X

$$d = \overline{B}\overline{D} + C\overline{D} + B\overline{C}D + \overline{B}C + A \quad e = \overline{B}\overline{D} + C\overline{D}$$

$$f = A + \overline{C}\overline{D} + BC + B\overline{D}$$



- Comparison
- Excitation table
- Reset & clear in FF
- Clock
- level triggering
- Race around Condition
  1.  $t_p < \Delta t$
  2. master Slave
- Priority Encoder
- Conversion of FF
  - D ff using SRFF
  - (R) (E)

⇒ MOD 7  
0 - 6

- for Counter designing  
(JK and T flipflop)

or MOD 6

Present State

$x_2 \ x_1 \ x_0$

0 0 0

0 0 1

0 1 0

0 1 1

1 0 0

1 0 1

1 1 0

1 1 1

Next State.

$y_2 \ y_1 \ y_0$

0 0 1

0 1 0

$J_2 \ K_2 \ J_1 \ K_1$

$J_0 \ K_0$

Q - Design MOD-3 Counter using JK flipflop

PS

$x_1$	$x_0$
0	0
0	1
1	0

NS

$y_1$	$y_0$
0	1
1	0
0	0

 $2^n - 1$ 

$J_1$	$K_1$
0	X
1	X
X	1

001



$q_1$	$q_0$	1
0		
1	X	X

$$J_1 = \frac{q_0}{q_0}$$

$$J_0 = \frac{q_0}{q_0}$$

$$K_1 = 1$$

$$K_0 = 1$$



Logic

design a Counter which Count four stage.

0, 3, 4, 7

Sometime during working of the Counter it goes into same unused stage and keep counting those until never come on demanded.

Stage  $\rightarrow$  Knockout Condition

- ① Self starting  $\rightarrow$  Counter
- ② Self Correcting

PS	NS
0	3
3	4
4	7
7	0

Conversions

K-map

MS FF

X-OR using NAND

(compliment's (1,2)

decoder using Subtractor, Adder

TTS, CMOS

Registers