

Experiment-2

AIM: To realize Half Adder and Full Adder


LEARNING OBJECTIVE: To realize the adder and subtractor circuits using basic gates and universal gates. To realize full adder using two half adders. To realize a full subtractor using two half subtractors.

THEORY: Half-Adder: A combinational logic circuit that performs the addition of two data bits, A and B, is called a half-adder. Addition will result in two output bits; one of which is the sum bit, S, and the other is the carry bit, C. The Boolean functions describing the half-adder are: $S = A \oplus B C = A B Full-Adder$: The half-adder does not take the carry bit from its previous stage into account. This carry bit from its previous stage is called carry-in bit. A combinational logic circuit that adds two data bits, A and B, and a carry-in bit, Cin, is called a full-adder. The Boolean functions describing the full-adder are: $S = (x \oplus y) \oplus Cin C = xy + Cin (x \oplus y)$ Half Subtractor: Subtracting a single-bit binary value B from another A (i.e. A -B) produces a difference bit D and a borrow out bit B-out. This operation is called half subtraction and the circuit to realize it is called a half subtractor. The Boolean functions describing the half. Subtractor are: $S = A \oplus B C = A'B = A'Cin)$





ii) To Realize the Full subtractor using NAND Gates only



PROCEDURE:

- · Check the components for their working.
- · Insert the appropriate IC into the IC base.
- · Make connections as shown in the circuit diagram.
- · Verify the Truth Table and observe the outputs.

RESULT: The truth table of the above circuits is verified.