


### **Computer Organization and Software Systems**

**Contact Session 5** 

Dr. Lucy J. Gudino

- The system uses a L1 cache with direct mapping and 32-bit address format is as follows:
- bits 0 3 = offset (word)
- bits 4 14 = index bits (Line) **→** 11
- bits15 31 = tag 🕏 🗂
- a) What is the size of cache line?
- b) How many Cache lines are there?
- c) How much space is required to store the tags in the L1 cache?
- d) What is the total Capacity of cache including tag storage?





all 3 1310 = 2K lines => 2048 lines

32 bil

Word w


2048 × 17 bib = tag Strogg

adultach short
2048 × 16 by 165×8+ (2048 × 17 bib)/37 Bytes

bib



# Problem 5. - Direct Mapped Cache




16 Bytes main memory, Memory block size is 4 bytes, Cache of 8 Byte (cache is 2 lines of 4 bytes each)

Block access sequence:

0 2 0 2 2 0 0 2 0 0 0 2 1

Find out hit ratio.

1. 1 0 0 0 2 10 m H H M



- Suppose a 1024-byte cache has an access time of 0.1 microseconds and the main memory stores
   1 Mbytes with an access time of 1 microsecond. A referenced memory block that is not in cache
   must be loaded into cache.
- Answer the following questions:
- a) What is the number of bits needed to address the main memory?

Capacity of main memory: 1 MBytes [20]

A of bils in main memory address = 20 bils

a) If the cache hit ratio is 95%, what is the average access time for a memory reference?

Avg access time = hit ratio \* cache access + (1- hit ratio) \* (cache access + memory access)



#### Associative Mapping






- A main memory block can load into any line of cache
- Memory address is interpreted as tag and word
- Tag uniquely identifies block of memory
- · Every line's tag is examined for a match
- Cache searching gets expensive



### Associative Cache Organization





#### Associative Mapping Summary



- Address length = (s + w) bits
- Number of addressable units =  $2^{s+w}$  words or bytes
- Block size = line size = 2<sup>w</sup> words or bytes
- Number of blocks in main memory =  $2^{s+w}/2^w = 2^s$
- Number of lines in cache = undetermined
- Size of tag = s bits

## Problem 7 => Association mapping



•Given:

- Main memor Cache of 128KByte, Cache block of 8 bytes
- 32 MBytes main memory
- Find out
- a) Number of bits required to address the memory Main Memby Capenty = 32 MB => 25. 220 => 325
- b) Number of blocks in main memory MM capacity / Block sign
- c) Number of cache lines cache / Blocksig
- d) Number of bits required to identify a word (byte) in a block?
- Tag, Word

Block 53



·Cache of 64KByte, Cache block of 4 bytes, 16 M Bytes main memory and associative mapping.

Fill in the blanks:

Number of bits in main memory address = 24 51

Number of lines in the cache memory = 
$$\frac{16}{2}$$
  $\frac{14}{2}$  =  $\frac{14}{$ 





 16 Bytes main memory, Memory block size is 4 bytes, Cache of 8 Byte (cache is 2 lines of 4 bytes each) and associative mapping. Block access sequence:

0202200200021 Find out hit ratio. H 17 17 ATA 37 Hil Natio?



#### Set Associative Mapping

m: A lines in this cook
V: Sels => K lm




- Cache is divided into a number of sets (v sets each with k lines)
- m = v \* k
- i = j modulo v

where i = cache set number

j = main memory block number

v = number of sets in the cache

- Each set contains 'k' number of lines
- · A given block maps to any line in a given set
  - e.g. Block B can be in any line of set i
- m-way set associative cache
  - 2 way set associative mapping → 2 lines per set
  - A given block can be in one of 2 lines in only one set



4 hm/set

#### Example

- 16 Bytes main memory, Block Size is 2 Bytes,
- Cache of 8 Bytes, 2 way set associative cache
  - # address bits > 451b
  - Cache line size جاوط على الماد د
  - # main memory blocks >> \$
  - # Number of cache lines = 4
  - # lines per set = 2
  - # of sets こ 2bo, b2, b4, b6 ⇒ 5

| 61, 63, 65, 67 | => S_1 |
|----------------|--------|
|----------------|--------|

| Lo |    |
|----|----|
| L, | 50 |
| ,  |    |
| 12 | S  |
| 13 | •  |


Cache

| i = j modulo v | Set #   |
|----------------|---------|
| 0%2            | 0 => 50 |
| 1%2            | 1 > 5,  |
| 2%2            | 0 => 50 |
| 3%2            | 1351    |
| 4%2            | 0 3 50  |
| 5%2            | 1 => 51 |
| 6%2            | 0 => 50 |
| 7%2            | しわらり    |

| age set was | t Moin Memo | M                |
|-------------|-------------|------------------|
| 6000        |             | SELECT PROPERTY. |
| 0021        |             | ه در             |
| 0010        |             | <b>b</b> ,       |
| 001         |             |                  |
| 0 100       |             | be               |
| 00          |             |                  |
| 0 110       |             | b,               |
| 0111        |             |                  |
| 1000        |             | b <sub>4</sub>   |
| 100         |             | <u>لم</u>        |
| 1011        |             |                  |
| 1100        |             | 66               |
| 1191        |             | ,                |
| 1116        |             | <b>b</b> 7       |
| r refe      |             | •                |
| -           |             |                  |

#### Two-Way Set Associative Cache Organization






#### Set Associative Mapping Summary



- Address length = (s + w) bits
- Number of addressable units = 2<sup>s+w</sup> words or bytes
- Block size = line size = 2 words or bytes
- Number of blocks in main memory = 2<sup>d</sup>
- Number of lines in set = k
- Number of sets = v = 2<sup>d</sup>
- Number of lines in cache = kv = k \* 2d
- Size of tag = (s d) bits

- A set-associative cache consists of 64 lines, or slots, divided into four-line sets.
   Main memory contains 4K blocks of 128 bytes each.
   Find out
  - Total main memory capacity
  - >> Total cache memory capacity
  - Total number of sets in the cache
  - Number of bits for TAG, SET 7 and word 8



a) Total main trung Capacity = # of blocks x block 5. gr 4K × 128 bytes 2 2 × 2 byks (b) Total cache menory capacity:

= 41 of lines × block 5:86

= 64 × 128 Byls: 2.2 = 2 (C) Total number of sets = +0f lines/lines per set word: | 2 2 128 ] = 7 616 = [22 = 16] = 4 bils 19-7-4 = 8614

#### Problem 2: Home work



 A computer has an 8 GByte memory with 64 bit word sizes. Each block of memory stores 16 words. The computer has a direct-mapped cache of 128 blocks. The computer uses word level addressing. What is the address format? If we change the cache to a 4- way set associative cache, what is the new address format?



#### Replacement Algorithms (1/3)



#### Direct mapped cache

- No choice
- Each block maps to one line and replace that line



#### Replacement Algorithms (2/3)



- Needed in Associative & Set Associative mapped cache
- Hardware implemented algorithm (speed)
- Methods:
  - Least Recently Used (LRU)
  - Least Frequently Used (LFU)
  - First In First Out (FIFO)
  - Random



#### Replacement Algorithms (3/3)



- Least Recently used (LRU): Replace the block that has been in the cache longest with no reference to it
  - e.g. 2 way set associative
  - Uses "USE" bits
  - Most effective method
- Least frequently used: Replace block which has had fewest hits
  - Uses counter with each line
- First in first out (FIFO): Replace block that has been in cache longest
  - Round robin or circular buffer technique
- Random





- Consider a reference pattern that accesses the sequence of blocks 0, 4, 0, 2, 1, 8, 0, 1, 2, 3, 0, 4. Assuming that the cache uses associative mapping, find the hit ratio for a cache with four lines
- a) LRU
- b) LFU
- c) FIFO



#### Problem 2 - LRU



|   | Ref  | 0 | 4 | 0// | 2  | 1  | 8   | 0  | 1  | 2  | 3  | 0   | 4   |
|---|------|---|---|-----|----|----|-----|----|----|----|----|-----|-----|
|   | time | 0 | 1 | 2   | 3  | 4  | 5   | 6  | 7  | 8  | 9  | 10  | 11  |
| • | LO   | 0 | O | Oz  | Oz | O  | 0,  | Oc | 06 | 0, | 06 | 010 | Oio |
| • | L1   |   | 4 | 4,  | 4, | 4  | 85  | 85 | 85 | 85 | 3  | 39  | 39  |
|   | L2   |   |   |     | 23 | 23 | 23  | 23 | 23 | 2, | 28 | 2,  | 28  |
| • | L3   |   |   |     |    | 1, | 1,  | 14 | 1, | 17 | 17 | (7) | 4 0 |
|   | H/M  | M | M | И   | M  | 72 | (T) | 14 | Н  | N  | M  | 14  | ~   |

Hit Raho 5

Lo 150 L1 - 133 L2 - 132 L3 / 134



#### Problem 2 - LFU



| Ref | 0  | 4  | 0  | 2  | 1   | 8  | 0  | 1  | 2  | 3  | 0   | 4  |
|-----|----|----|----|----|-----|----|----|----|----|----|-----|----|
| LO  | O  | O  | O  | 02 | 0,  | 02 | 03 | 03 | 03 | 03 | Og  | 04 |
| L1  |    | 4, | 41 | 4, | 41) | 8, | 81 | 81 | 80 | 3, | (3) | 4  |
| L2  |    |    |    | 2, | 2,  | 2, | 2, | 2, | 22 | 22 | 20  | 22 |
| L3  |    |    |    |    | 1,  | 1, | 1, | 12 | 12 | اي | 1 & | 12 |
| H/M | 12 | t  | H  | M  | M   | 72 | 14 | 14 | 14 | M  | Н   | r2 |



Problem 2 - FIFO

LRU > timing influence is changed as and when block is the FIFO > timing in formation is much only once

| time | 0  | 1  | 2  | 3  | 4  | 5  | 6  | 7  | 8                    | (9) | 10   | 11  |
|------|----|----|----|----|----|----|----|----|----------------------|-----|------|-----|
| Ref  | 0  | 4  | 0  | 2  | 1  | 8  | 0  | 1  | 2                    | 3   | 0    | 4   |
| LO   | Oq | 0, | 0, | 0, |    | 85 | 85 | 85 | 85                   | 85  | 85   | 85  |
| L1   |    | 4, | 4, | 4, | 4, | 41 | 0  | 06 | 06                   | 06  | 0    | 06  |
| L2   |    |    |    | 23 | 23 | 23 | 23 | 23 | $\left(2_{3}\right)$ | 3   | 3,   | 39  |
| L3   |    |    |    |    | 14 | 14 | 14 | 14 | 14                   | 14  | (14) | 4,, |
| H/M  | 72 | 17 | H  | 17 | M  | 12 | 77 | 14 | Н                    | 12  | 14   | 1   |



Lo B8 L1 B0 L2 B3 L3 B4

