## **Computer Architecture CS322 Lab 9 Report**

Name: Chandrawanshi Mangesh Shivaji

Roll Number: 1801CS16


Date: 13/11/2020

**Task 1** Study the given multi-cycle implementation of the processor, and identity error in the design (if any)


Sol:-

There was error in the **control circuit** of the given file, the circuit was not correct according to the mentioned state transitions. So, I had to analyze the circuit once again correctly according to the state transitions. I created **an FSM transition helper** circuit and rectified the error.

#### **FSM Transition Helper**




# **Rectified Control Circuit**




Operation	Opcode	Fsm state transition	Mux value( for 2)
lw	100011	0010	0
sw	101011	0010	1
R-type	000000	0110	х
j	000010	1011	х
beq	000100	1000	х
addi	001000	1001	х

# **Final Multi-Cycle Processor**



#### **Finite State Machine**



This is the FSM for which above MIPS multi-cycle processor is designed

#### **Submissions:**

Filename: 1801CS16\_Lab9\_task1.circ

Sample Loadfile : loadfile\_task1.dat


**Task 2**: Study the given multi-cycle implementation of the processor and test using your own test program (for eg. Sum of 5 numbers using basic instruction; create a new mem.dat )

Sol:-

#### **Test Program: Sum of 5 Numbers**


```
# Test the MIPS multi cycle Processor Task 2
# Write a program to add 5 numbers and store the result in data memory location X
# First data (5(05H),22(16H),16(10H),34(22H),48(30H)) [all in decimal rep.] is stored in memory
location 50H to 54H sequentially
# sum will be stored in register $6 and then at memory location 96 i.e. 60H
                        Description
        Assembly
                                                 Address
                                                             Machine
        lw $1,80($0)
                        # $1 = 5
                                                 0
                                                             8c010050
        lw $2,81($0)
                        # $2 = 22
                                                 4
                                                             8c020051
                        # $3 = 16
        lw $3,82($0)
                                                 8
                                                             8c030052
        lw $4,83($0)
                        # $4 = 34
                                                 12
                                                             8c040053
        lw $5,84($0)
                        # $5 = 48
                                                 16
                                                             8c050054
                        # $6 = 0
        addi $6,$0,$0
                                                 20
                                                             20060000
        add $6,$1,$2
                        # $6 <= 5 + 22 = 27
                                                 24
                                                             00223020
        add $6,$6,$3
                        # $6 <= 27 + 16 = 43
                                                 28
                                                             00c33020
        add $6,$6,$4
                       # $6 <= 43 + 34 = 77
                                                 32
                                                             00c43020
        add $6,$6,$5 # $6 <= 77 + 48 = 125
                                                 36
                                                             00c53020
        sw $6,96($0)
                       # write addr 96 = 125
                                                 40
                                                             ac060060
# mem addr 60H(96) => 7DH(125)
```

### **Input / Output / Machine Codes**



Same MIPS multi-cycle processor as Task1 is used and is sufficient to run the program

## **Final State of Used Registers**



# **Submissions**:

Filename: 1801CS16\_Lab9\_task2.circ

Loadfile : loadfile\_task2.dat

Test Program: 1801CS16\_Lab9\_task2\_code.txt

Task 3 Add one new instructions to the given architecture and test using new test program.


Sol: I have added **andi** instruction as a new instruction opcode = 001100

This is an I type instruction. Example andi \$s1, \$s4, 0x0045 (\$s1= content of \$s4 and 0x0045)


### **Modified Table after adding addi instruction**

Operation	Opcode	Fsm state transition	Mux value( for 2)
lw	100011	0010	0
sw	101011	0010	1
R-type	000000	0110	х
j	000010	1011	х
beq	000100	1000	х
addi	001000	1001	х
andi	001100	1100	х

### **FSM Controller**




Now we can run our controller and check that state is transitioning to state 12 and then to state 10 and then back to state 0. Now for the fsm state we write value a (for next state) and for the control signals we need ALUSrca=1 and ALUSrcb=10 and ALUop=11. Required value is 0x0074 for all correct control signals. Final Contol unit is as below



```
# Test the MIPS multi cycle Processor Task 3
2
3
     andi instruction
4
5
           Assembly
                                 Machine
   #
6
7
           addi $2, $0, 0x0002
                                   2002000a
           andi $2, $2, 0x000a
                                   3403000a
8
9
```

In this sample program we first write \$2 = 2 (0010 in binary)\$ In the second operation we do \$2 = ( contents of \$2 ) and ( a)\$ We get 0010 & 1010 = 0010 ie 0x0002 Encoding is stated above and Final Output is shown below



## **Submissions**:

Filename: 1801CS16\_Lab9\_task3.circ

Loadfile: loadfile\_task3.dat

Test Program: 1801CS16\_Lab9\_task3\_code.txt