

## Computer Architecture CS322 Lab 9 Report

Name : Chandrawanshi Mangesh Shivaji


Roll Number : 1801CS16

Date : 13/11/2020

**Task 1** Study the given multi-cycle implementation of the processor, and identify error in the design (if any)

Sol :-

There was error in the **control circuit** of the given file, the circuit was not correct according to the mentioned state transitions. So, I had to analyze the circuit once again correctly according to the state transitions. I created **an FSM transition helper** circuit and rectified the error.




$$\text{out1} = \text{op5} \sim \text{op6} + \text{op4} + \text{op3} \sim \text{op5}$$

$$\text{out2} = \sim \text{op3} \sim \text{op4} \sim \text{op5} + \sim \text{op5} \text{op6}$$

$$\text{out3} = \sim \text{op3} \sim \text{op4} + \text{op5}$$


$$\text{out4} = \text{op5} \sim \text{op6} + \text{op3} \sim \text{op6}$$

## Rectified Control Circuit




Operation	Opcode	Fsm state transition	Mux value( for 2)
lw	100011	0010	0
sw	101011	0010	1
R-type	000000	0110	x
j	000010	1011	x
beq	000100	1000	x
addi	001000	1001	x

# Final Multi-Cycle Processor



## Finite State Machine



**This is the FSM for which above MIPS multi-cycle processor is designed**


### Submissions :

**Filename : 1801CS16\_Lab9\_task1.circ**

**Sample Loadfile : loadfile\_task1.dat**



### Final State of Used Registers



### Submissions :

Filename : 1801CS16\_Lab9\_task2.circ

Loadfile : loadfile\_task2.dat

Test Program : 1801CS16\_Lab9\_task2\_code.txt

**Task 3** Add one new instructions to the given architecture and test using new test program.


Sol : I have added **andi** instruction as a new instruction opcode = 001100

This is an I type instruction. Example andi \$s1, \$s4, 0x0045 ( \$s1= content of \$s4 and 0x0045 )

**Modified Table after adding addi instruction**

Operation	Opcode	Fsm state transition	Mux value( for 2)
lw	100011	0010	0
sw	101011	0010	1
R-type	000000	0110	x
j	000010	1011	x
beq	000100	1000	x
addi	001000	1001	x
andi	001100	1100	x

**FSM Controller**



[illegible]


```

1
2 # Test the MIPS multi cycle Processor Task 3
3 # andi instruction
4
5 #           Assembly           Machine
6
7           addi $2, $0, 0x0002    2002000a
8           andi $2, $2, 0x000a    3403000a
9
10

```



In this sample program we first write \$2 = 2 (0010 in binary)  
In the second operation we do \$2 = ( contents of \$2 ) and ( a )  
We get 0010 & 1010 = 0010 ie 0x0002  
Encoding is stated above and Final Output is shown below



### Submissions :

**Filename : 1801CS16\_Lab9\_task3.circ**

**Loadfile : loadfile\_task3.dat**

**Test Program : 1801CS16\_Lab9\_task3\_code.txt**