


ALU- Design (Lab 6)


- Design a 4 bit ALU which implements the following functionality (Addition, subtraction, AND & OR operating) (build 4 bit adder/subtractor from basic gates)
A: a₃ a₂ a₁ a₀ ; B=b₃b₂b₁b₀ .

(25 points)

- Design 10 bit adder using 4 bit adder from Problem 1.



- Build 16 bit/32 bit ALU using logic-sim blocks (submit separate files ALU16.circ, ALU32.circ, test16.circ, test32.circ) . Functionality: Addition, subtraction, multiplication, division, AND , OR, XOR, NAND, NOR, XNOR and SLT (set less than). Also add a **zero-flag** detector. Whenever ALU output is zero, **zero-flag** is '1'



Submission:

Submit your .circ file containing your various transistor-level/logic level implementations. Hardcopy of the submission is required for this assignment. Show the simulations to TAs.

- The simulation files
- Zip the above files. Zip; file name is your role number.

Course work submission through Email: cs225.iitp@gmail.com
(use email subject Lab6_Logicsim_your roll number).

This work is due on: : 18th Feb 2020

Appendix

