
Name: - Chandrawansly Mangesh Shivayi Sign: - Mhandraio . Roll No. :- 1801(S16 Date: - 23/04/2020. CS226 - Switching Theory lab-10. 8.1) Design a-two bit counter with Addowing specs. operation Stop Counting count up by one Count down by one count by two. Total no of states = 4. State diagram 00,01,10,11 No of flipflops required = 2. 10/200 11

On each arrow, in the direction of arrow Inputs Co, G are mentioned respectively.










Fig. 2-bit counter using D flipflops.

(b) Implementation using	T-flipflop.	•
operation Current State	Next State	Flipflop Inputs
Co G SI So.	NI NO	TI To
0 0 0	0 0	00.
0001	0 1	0 6
0 0	10	0 0
0 0	1	0 0.
0 1 0 0	. 0 1	0
0 1 0 1		$\sim$ 1
01 . 10		1 1
01	0 0	1 1
1000	1	
0.1	0 0	0 1
	0	1
	1 0	0 1
	10	1 0
1 1	1 0	0
	*	1 0
110	0 0	
	0 1	










(Se) Design 8-bit adder using a single bit full-Adder and shift register. A,B(Inputs) Y (output).




fg. 8-bit FA using 1-bit FA and shift registers.

It will require 8 clock, pulses for complete addition i.e Y=A+B. If we use a FA which is capa

Scanned with CamScanner

ble of adding more no. of bits, then consequently no of clock pulses (time) req. will reduce propositionately.

(33) Design a 4-bit counter using two 2-bit counters.



Just for the counter representing Most significant bits we have to reduce frequency to 1/4 of the other. This can be done if clock for the other. This can be done if clock for the MSB counter is made by taking a NOR of two LSBs.