



# Synthesis-Aided Compiler for Low-Power Spatial Architectures

Phitchaya Mangpo Phothilimthana,

Tikhon Jelvis, Rohin Shah, Nishant Totla, Sarah Chasins, and Ras Bodik













#### unusual ISA







## Synthesis-Aided Compiler

## Classical vs. Synthesis Compiler

|                         | Classical  | Synthesis-Aided   |
|-------------------------|--|---|
| Approach                | Apply heuristic transformations  | Find best program in defined search space   |
| Required<br>Components  | <ul><li>Transformations</li><li>Legality analysis</li><li>Heuristics</li></ul> | <ul><li>Defined search space</li><li>Equivalence checker</li><li>Abstract cost function</li></ul> |
| Output's<br>Performance | Depends on heuristic quality   | Optimal in defined search space   |
| Building Effort         | High   | Low   |

### Case study: GreenArrays Spatial Processor



On FIR benchmark, [Avizienis, Ljung]
GA144 is 11x faster and simultaneously
9x more energy efficient than TI MSP 430.

#### **Specs**

- Stack-based 18-bit architecture
- 144 tiled cores
- Limited communication (neighbors only)
- No cache, no shared memory
- < 300 bytes of memory per core</li>
- 32 instructions

### Example challenges of programming spatial architectures like GA144:

- Bitwidth slicing: Represent 32-bit numbers by two 18-bit words
- Function partitioning: Break functions into a pipeline with just a few operations per core.

### Our Contributions

#### Spatial programming model

Flexible control over partitioning

### Low-effort approach to compiler construction

- Solved a compilation problem as a synthesis problem
- To scale synthesis, decomposed it into subproblems

#### **Empirical evaluation**

- Easy-to-build compiler architecture
- Performance within 2x of expert-written code

## Compiler Workflow

Spatial Program

**Partitioner** 

constraint solving minimizing # of msgs

Program + partition annotation (logical cores)



Layout

Quadratic Assignment Problem

Program + location annotation & routing info (physical cores)



Code Separator

a traditional transformation

Per-core code

with communication code



Code Generator

superoptimization

Per-core optimized machine code



### **Spatial Program**



#### Partitioner

Program + partition annotation (logical cores)



#### Layout

Program + location annotation & routing info (physical cores)



#### **Code Separator**

Per-core code with communication code



Code Generator

Per-core optimized machine code



```
int a, b;
int ans = a * b;
```


How does one want to program a spatial architecture?

- 1. Write algorithm in high-level language without dealing with low-level details
- 2. Have control over partitioning of data and computation if desired

### **Partition Type**


pins data and operators to specific partitions (logical cores)

Similar to [Chandra et al. PPoPP'08]



```
int@1 a, b;
int@3 ans = a *@2 b;
```

Do not need to handle data routing and communication code



### Distributed Partition Type



### Unspecified Partitions

How to compile a partially annotated program?

```
int a, b;
int@3 ans = a * b;
```

### Unspecified Partitions

How to compile a partially annotated program?

```
int@?? a, b;
int@3 ans = a *@?? b;
```

## Partitioning Synthesizer

Program



**Partitioner** 

constraint solving to minimize # of msgs

Program + partition annotation (logical cores)



Program + location annotation & routing info (physical cores)



**Code Separator** 

Per-core code with communication code



Code Generator

Per-core optimized machine code



### How Does Partitioning Synthesizer Work?

#### Idea: infer partition types subject to

- Communication count constraint # of messages is minimized
- Space constraint code and data fit in each core

#### **How: use Rosette** (by Emina Torlak, Session 9A)

- Implement a type checker
- Get type inference for free

## Layout Synthesizer

Program



Partitioner

Program + partition annotation (logical cores)



Layout

Program + location annotation & routing info (physical cores)



**Code Separator** 

Per-core code with communication code



Code Generator

Per-core optimized machine code



Quadratic Assignment Problem

Simulated annealing

## Code Separator

Program



Partitioner

Program + partition annotation (logical cores)



Layout

Program + location annotation & routing info (physical cores)



Code Separator

a traditional transformation

Per-core code with communication code



**Code Generator** 

Per-core optimized machine code



### Code Generator

Program Program + partition annotation (logical cores) Program + location annotation & routing info (physical cores) Per-core code with communication code Code Generator


superoptimization






### Code Generator


### Classical compiler backend



#### Our compiler backend



## Superoptimizer




- Counter-Example-Guided Inductive Synthesis (CEGIS)
  - encode program as SMT formula
  - solve using Z3
- Minimizing one of:
  - Execution time
  - Energy consumption
  - Program length


### Problem with Superoptimizers

- Synthesizing the entire program is not scalable.
  - Start-of-the-art synthesizers can generate up to 25
     instructions [Schkufza et al. ASPLOS13, Gulwani et al. PLDI'11].
- Must decompose the superoptimization.

## Modular Superoptimizer




## Modular Superoptimizer




## Naïve Way to Decompose

#### **Fixed Windows**




### **Sliding Window**




block A'

**Timeout** 

### **Sliding Window**




### **Sliding Window**




Find segment with lower cost

### **Sliding Window**



## Address Space Compression

#### Trick to speed up synthesis time



### Hypothesis 1

Synthesis generates faster code than a heuristic compiler.

Synthesizing partitioner vs. Heuristic partitioner a greedy algorithm

#### Hypothesis 1

Synthesis generates faster code than a heuristic compiler.

Synthesizing partitioner Precise layout

vs. Heuristic partitioner

vs. Less precise layout

assumes each message is sent once


#### Hypothesis 1

Synthesis generates faster code than a heuristic compiler.

| Synthesizing partitioner | VS. | Heuristic partitioner |
|--------------------------|-----|-----------------------|
| Precise layout           | VS. | Less precise layout   |
| Superoptimizer           | VS. | No superoptimizer     |
| Sliding window           | VS. | Fixed window          |

#### Hypothesis 1

Synthesis generates faster code than a heuristic compiler.



### Hypothesis 2

Our compiler produces code comparable to the expert's code.

On MD5 benchmark, the expert uses many advanced tricks:

- 10 cores
- Self-modifying code
- Circular array data structure
- Different modes of operations for different cores
  - Instruction fetch from local memory
  - Instruction fetch from neighbors

We define success to be within 2x of the expert's code.

### Hypothesis 2

Our compiler produces code comparable to the expert's code.

On 4 smaller benchmarks, Chlorophyll was on average

- 46% slower
- 44% less energy-efficient


On a larger benchmark (MD5), Chlorophyll was

- 65% slower
- 69% less energy-efficient

### **Hypothesis 3**

Chlorophyll increases programmer productivity and offers the ability to explore different implementations quickly.

#### **Execution Time (Normalized)**



Using program synthesis as a core compiler building block enables us to build a new compiler with low effort that still produces efficient code.

# Thank you