**R18** 

## Code No: 153AG

b)

7.

## JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech II Year I Semester Examinations, April/May - 2023 COMPUTER ORGANIZATION AND ARCHITECTURE

(Computer Science and Engineering – Artificial Intelligence and Machine Learning)
Time: 3 Hours

Max. Marks: 75

Note: i) Question paper consists of Part A, Part B.

- ii) Part A is compulsory, which carries 25 marks. In Part A, Answer all questions.
- iii) In Part B, Answer any one question from each unit. Each question carries 10 marks and may have a, b as sub questions.

## PART - A

**(25 Marks)** 

[4+6]

		ŕ	
1.a)	What is meant by an instruction?	[2]	
b)		Micro	
,	instructions.	[3]	
c)	What is control memory?	[2]	
d)	What is meant by hardwired control?	[3]	
e)	Explain how floating point number is represented.	[2]	
f)	What are techniques to represent signed integer number?	[3]	
g)	Define DMA.	[2]	
h)	What is an associate memory? What is its need?	[3]	
i)	What is meant by delayed branching?	[2]	
j)	What is branch prediction?	[3]	
	PART – B	(andra)	
	(SUIV.	<b>Iarks</b> )	
2 a)			
2.a)	With a neat schematic, explain the steps involved in fetch and decode phases		
,	With a neat schematic, explain the steps involved in fetch and decode phases register transfer instructions.	using	
2.a) b)	With a neat schematic, explain the steps involved in fetch and decode phases		
,	With a neat schematic, explain the steps involved in fetch and decode phases register transfer instructions.  Explain the phases of Interrupt Cycle with a neat flowchart.	using [5+5]	
b)	With a neat schematic, explain the steps involved in fetch and decode phases register transfer instructions.  Explain the phases of Interrupt Cycle with a neat flowchart.  OR	using [5+5]	
b)	With a neat schematic, explain the steps involved in fetch and decode phases register transfer instructions.  Explain the phases of Interrupt Cycle with a neat flowchart.  OR  Using the register transfer notations, explain the Memory-Reference instruction	using [5+5] as with	
b) 3.a)	With a neat schematic, explain the steps involved in fetch and decode phases register transfer instructions.  Explain the phases of Interrupt Cycle with a neat flowchart.  OR  Using the register transfer notations, explain the Memory-Reference instruction examples.	using [5+5] as with	
b) 3.a) b)	With a neat schematic, explain the steps involved in fetch and decode phases register transfer instructions.  Explain the phases of Interrupt Cycle with a neat flowchart.  OR  Using the register transfer notations, explain the Memory-Reference instruction examples.  Explain register transfer language. Show how to achieve Inter Register Transfe examples and block diagram.	using [5+5] as with at with [5+5]	
b) 3.a)	With a neat schematic, explain the steps involved in fetch and decode phases register transfer instructions.  Explain the phases of Interrupt Cycle with a neat flowchart.  OR  Using the register transfer notations, explain the Memory-Reference instruction examples.  Explain register transfer language. Show how to achieve Inter Register Transfe examples and block diagram.  Discuss about different types of addressing modes.	using [5+5] as with	
b) 3.a) b) 4.	With a neat schematic, explain the steps involved in fetch and decode phases register transfer instructions.  Explain the phases of Interrupt Cycle with a neat flowchart.  OR  Using the register transfer notations, explain the Memory-Reference instruction examples.  Explain register transfer language. Show how to achieve Inter Register Transfe examples and block diagram.  Discuss about different types of addressing modes.  OR	using [5+5] s with [5+5] [10]	
b) 3.a) b)	With a neat schematic, explain the steps involved in fetch and decode phases register transfer instructions.  Explain the phases of Interrupt Cycle with a neat flowchart.  OR  Using the register transfer notations, explain the Memory-Reference instruction examples.  Explain register transfer language. Show how to achieve Inter Register Transfe examples and block diagram.  Discuss about different types of addressing modes.	using [5+5] as with at with [5+5]	
b) 3.a) b) 4.	With a neat schematic, explain the steps involved in fetch and decode phases register transfer instructions.  Explain the phases of Interrupt Cycle with a neat flowchart.  OR  Using the register transfer notations, explain the Memory-Reference instruction examples.  Explain register transfer language. Show how to achieve Inter Register Transfe examples and block diagram.  Discuss about different types of addressing modes.  OR	using [5+5] as with [5+5] [10]	

Describe the hardware implementation for addition and subtraction in detail.

With a neat flow chart, explain the rules to perform floating point multiplication. [10]

8.a)	Discuss the Memory Hierarchy in computer system with regard to Speed,	Size and
b)	Cost. Explain in detail about strobe control method of asynchronous data transfer.  OR	[5+5]
9.a)	Discuss memory mapped I/O in computer organization.	
b)	What is I/O interface and explain it with block diagram.	[5+5]
10 )		
10.a) b)	Explain about arithmetic pipelining. Explain time-shared common bus Organization.	[5+5]
U)	OR	[3+3]
11.a)	Explain interprocessor communication and synchronization.	
b)	Differentiate tightly coupled and loosely coupled multiprocessors.	[5+5]

