



DRAM Selection and Configuration for Real-Time Mobile Systems









Problem statements

- 1. Analyze the worst-case bandwidth, average-case execution time, and power consumption of mobile DRAMs within and across generations.
- 2. Devise a methodology to select memory configurations in real-time mobile systems running applications with hard and soft real-time requirements.

Bank 4 Bank 3 Bank 2 Bank 1 Memory Array Row Buffer Read (RD) Write (WR)

Figure 1: SDRAM architecture

- → Read/Write operations are performed by issuing *memory* commands
- → Timing constraints between memory commands impacts memory efficiency

 $Memory\ efficiency = \frac{Clock\ cycles\ containing\ useful\ data}{Total\ clock\ cycles}$

→ Memory efficiency depends on operating frequency, interface width, data-rate and memory map (BL, Bl and BC)





Figure 2: Memory read operation showing the impact of memory configurations on memory efficiency

Power

model

Average-case analysis

Worst-case analysis LPDDR-266-x16 Request size **Memory map** (Bytes) BC = 1, BI = 1LPDDR-416-x16 BC = 1, BI = 2LPDDR-266-x32 128 BC = 1, BI = 4256 BC = 2, BI = 4LPDDR-416-x32 LPDDR2-667-x16 LPDDR2-1066-x16 LPDDR2-667-x32 LPDDR2-1066-x32 3D-DDR-200-x64 3D-DDR-200-x128 3D-DDR-720-x64 3D-SDR-200-x128 3D-DDR-720-x128



Worst-case bandwidth (GB/s)

→ LPDDR, LPDDR2, 3D-SDR (JEDEC) and 3D-DDR guarantee up to 0.75 GB/s, 1.6 GB/s, 2.2GB/s and 3.1 GB/s

- → Selection criteria of memory map (BI, BC and BL):
 - Access granularity ≤ request size
 (Access granularity = BI × BC × BL × IO Width)
 → Data fetched from memory is not discarded
 - 2. Interleave data to the maximum number of banks (BI) to exploit bank-level parallelism
 → Bank-level parallelism amortizes overhead
 - 3. After satisfying 1 and 2, increase BC

 → Maximum efficiency in a single transaction





Figure 4: Impact of operating frequency and interface width on worst-case bandwidth.

- → Selection criteria of IO width and operating frequency:
 - 1. Select the widest interface as long as the access granularity is less than or equal to request size
 - Select a higher operating frequency
 → Overhead increases with increase in operating frequency but
 not when interface goes wider

Real-time **Application Trace DRAM** memory trace file player controller Figure 5: Experimental setup. → Application trace: memory requests by running a H.263 video decoder application in SimpleScalar → Real-time memory controller: *Predator* [2] Request Size = 64B Request Size = 32B ∇ æ o LPDDR-266-x16 LPDDR-416-x16 0.25 LPDDR-266-x32 LPDDR-416-x32 LPDDR2-667-x16 LPDDR2-1066-x16 Normalized Execution Time Normalized Execution Time LPDDR2-667-x32 Request Size = 128B 3D-DDR-720-x64 3D-DDR-200-x128 3D-DDR-720-x128 **₩** 0.75 0.5 0.25 호 0.25 0.6 Normalized Execution Time Normalized Execution Time Figure 6: Execution time vs Power of mobile memories normalized to LPDDR-266-x16 for different request sizes.

DRAM selection and configuration methodology Device selection: IO width and frequency Real-time application request sizes



Memory maps with exec. time and power

Selection for the best average-case performance

- → Satisfies worst-case bandwidth requirements
- → Provides best average-case performance
- → Meets power budget

Conclusions

Memory Device	Worst-case bandwidth	Power savings w.r.t LPDDR-266-x16	Performance gain w.r.t LPDDR-266-x16
LPDDR-416-x32	0.75 GB/s	-15%	14%
LPDDR2-1066-x32	1.6 GB/s	25%	18%
3D-DDR-720-x128	3.1 GB/s	67%	25%

→ Wider interface and lower operating speed gives better performance at a lower power consumption

References

[1] M.D.Gomony et al., "DRAM Selection and Configuration for Real-Time Mobile Systems." in Proc. DATE, 2012. [2] B. Akesson et al., "Predator: A predictable SDRAM memory controller," in Proc. CODES+ISSS, 2007.

Manil Dev Gomony m.d.gomony@tue.nl

