Instruction Name	OP Code	Description
STI	10XXXXXR	Store to memory immediately
LDI	11XXXXXR	Load to register immediately
LRI	010XXXXR	Load register immediately from opcode
BRNI	011XXXXX	Branch to instruction immediately (always checks zero flag)
SRL	0011000R	Shift Right Logical
SRA	0011010R	Shift Right Arithmatical
SRRL	0011100R	Shift Right with Rotate Logical
SRRA	0011110R	Shift Right with Rotate Arithmatical
SLL	0010000R	Shift Left Logical
SLA	0010010R	Shift Left Arithmetical
SLRL	0010100R	Shift Left with Rotate Logical
SLRA	0010110R	Shift Left with Rotate Arithmetical
PUSH	0000100R	PUSH register to stack
РОР	0000110R	POP from stack to register
BRNR	0000000R	Branch to instruction memory which register points to (always checks ZeroFlag)
MOV	0000001R	Move data from one register to the other
CLE	00000100	Clear Extended flag
HLT	00000101	Halt
CLZ	00000110	Clear ZeroFlag for unconditional jump
NOT	0001000R	NOT specified register
INC	0001001R	Increase specified register
DECR	0001010R	Decrease specified register
CLR	0001011R	Clear specified register
AND	0001100R	AND two registers then move result to R
OR	0001101R	OR two registers then move result to R
ADD	0001110R	ADD two registers then move result to R
SUB	0001111R	SUB register R from the other register then move result to R

In this ISA we need instruction memory , data memory , a separate stack memory , register files with 2 registers and 1 stack pointer .

Instruction Memory : 256 Bytes Stack Memory : 256 Bytes Data Memory : 32 Bytes

RF: 2 Registers with 8 bits possible data Stack Pointer: 1 stack pointer to point to stack

memory.

NOTE: I combined all stack requirements including SP into one big module named "Stack". This is not a good architecture and should be changed ASAP.