Md Maniruzzaman ID: 155009

EE461-HW#03

Q1: Answer

```
testbench
                                                                                                                                                                                                                                           design
 `timescale 1ns/1ps
                                                                                                                                                                                                                                            `timescale 1ns/1ps
module testbench;
                                                                                                                                                                                                                                           module designModule (
       reg a r;
                                                                                                                                                                                                                                                 input wire a i,
      reg b r;
                                                                                                                                                                                                                                                 input wire ab i,
                                                                                                                                                                                                                                                 input wire c i,
      reg c r;
                                                                                                                                                                                                                                                  output wire f o
      wire f w;
                                                                                                                                                                                                                                          );
       designModule u(
                                                                                                                                                                                                                                                 supply1 Vdd;
             .a i(a r),
                                                                                                                                                                                                                                                  supply0 Gnd;
             .ab i(b r),
             .c i(c r),
                                                                                                                                                                                                                                                 wire n ab;
             f_o(f_w)
                                                                                                                                                                                                                                                 wire p ab;
                                                                                                                                                                                                                                                 // PMOS Pull-Up
       initial begin
                                                                                                                                                                                                                                                  pmos (p ab, Vdd, a i);
          \frac{display}{Time(ns)} | A | B | C | F'';
                                                                                                                                                                                                                                                 pmos (p ab, Vdd, ab i);
          $display("----");
                                                                                                                                                                                                                                                 pmos (f_o, p_ab, c_i);
          a r = 0; b r = 0; c r = 0; #5; $display("%6t | %b | %b | %b | %b", $time, a r,
                                                                                                                                                                                                                                                 // NMOS Pull-Down
b r, c r, f w);
                                                                                                                                                                                                                                                 nmos (n ab, Gnd, a i);
         a_r = 0; b_r = 0; c_r = 1; #5; $display("%6t | %b | %b | %b | %b", $time, a_r,
                                                                                                                                                                                                                                                 nmos (n_ab, Gnd, ab_i);
                                                                                                                                                                                                                                                 nmos (f o, n ab, c i);
b r, c r, f w);
          a r = 0; b r = 1; c r = 0; #5; $\display(\(\frac{1}{6}\text{b} \| \%\text{b} \| \%\text{b} \| \%\text{b} \|, \$\text{time, a r,}
                                                                                                                                                                                                                                                  pulldown(f o);
b r, c r, f w);
          a r = 1; b r = 0; c r = 0; #5; $display("%6t | %b | %b | %b | %b", $time, a r,
                                                                                                                                                                                                                                           endmodule
b_r, c r, f w);
          \overline{a} = \overline{1}; b = 1; c = 0; #5; $\display(\(\frac{1}{6}\text{b} \| \%\text{b} \| \%\text{b} \| \%\text{b} \|, \$\text{time, a r,}
b r, c r, f w);
          a r = 1; b r = 1; c r = 1; #5; \frac{45}{5}; \frac{4
b r, c r, f w);
                                                                                                                        $display("%6t | %b | %b | %b | %b",
          a r = 1'bx; b r = 1'b0; c r = 1'b1; #5;
$time, a r, b r, c r, f w);
          a r = 1'bz; b r = 1'b1; c r = 1'b0; #5;
                                                                                                                        $display("%6t | %b | %b | %b | %b",
$time, a r, b r, c r, f w);
          #5 $finish;
       end
endmodule
```

Output:

```
    Log

♣ Share

[2025-10-16 06:13:13 UTC] iverilog '-Wall' '-g2012' design.sv testbench.sv && unbuffer vvp a.out
Time(ns) | A | B | C | F
-----
       | 0 | 0 | 0 | 1
 5000
10000
       | 0 | 0 | 1 | 0
15000
       | 0 | 1 | 0 | 1
       | 1 | 0 | 0 | 1
20000
25000
        | 1 | 1 | 0 | 0
30000 | 1 | 1 | 1 | 0
35000
       | x | 0 | 1 | 0
40000 | z | 1 | 0 | x
testbench.sv:27: $finish called at 45000 (1ps)
Finding VCD file...
No *.vcd file found. EPWave will not open. Did you use '$dumpfile("dump.vcd"); $dumpvars;'?
```

Q2: Answer

testbench	design	udp
`timescale 1ns/1ps	`include "udp.sv"	primitive mux2to1_udp
module testbench;	_	(out, sel, d0, d1);
reg sel;	module mux2to1_top (output out;
reg d0, d1;	input wire sel,	input sel, d0, d1;
wire y;	input wire d0,	
	input wire d1,	table
mux2to1_top dut (output wire y	// sel d0 d1 : out
.sel(sel),);	0 0 ?:0;
.d0(d0),		0 1 ?:1;
.d1(d1),	mux2to1_udp U1 (y, sel,	1 ? 0:0;
.y(y)	d0, d1);	1 ? 1:1;
);	endmodule	x ? ? : x;
		z ? ? : x;
initial begin		endtable
\$display("Time(ns) sel d0 d1 y"); \$display("');		endprimitive
d0 = 0; d1 = 1;		
sel = 0; #5; \$display("%8t %b %b		
%b %b", \$time, sel, d0, d1, y);		
sel = 1; #5; \$display("%8t %b %b		
%b %b", \$time, sel, d0, d1, y);		
sel = 1'bx; #5; \$display("%8t %b %b		
%b %b", \$time, sel, d0, d1, y);		
sel = 1'bz; #5; \$display("%8t %b %b		
%b %b", \$time, sel, d0, d1, y);		
#5 \$finish;		
end		
endmodule		

Output:

```
    Log

Share

CPU time: .354 seconds to compile + .303 seconds to elab + .324 seconds to link
Chronologic VCS simulator copyright 1991-2023
Contains Synopsys proprietary information.
Compiler version U-2023.03-SP2_Full64; Runtime version U-2023.03-SP2_Full64; Oct 16 02:41 2025
Time(ns) \mid sel \mid d0 \mid d1 \mid y
-----|----|
   5000 | 0 | 0 | 1 |
  10000 | 1 | 0 | 1 | 1
  15000 | x | 0 | 1 | x
  20000 | z | 0 | 1 | x
$finish called from file "testbench.sv", line 25.
$finish at simulation time
          VCS Simulation Report
Time: 25000 ps
CPU Time:
             0.480 seconds;
                                 Data structure size:
                                                       0.0Mb
Thu Oct 16 02:41:57 2025
Finding VCD file...
No *.vcd file found. EPWave will not open. Did you use '$dumpfile("dump.vcd"); $dumpvars;'?
Done
```

Q3: Answer

Longest data-path calculation (general case)

Path label	Data path (from input to out)	Gate delays along path	Total delay
P1 (longest)	$A/B \Rightarrow OR \Rightarrow MUX1 \Rightarrow OR \Rightarrow MUX2$	5 + 8 + 5 + 8	26
P2	$C \Rightarrow NOT \Rightarrow MUX1 \Rightarrow OR \Rightarrow MUX2$	3 + 8 + 5 + 8	24
P3	$C \Rightarrow NOT \Rightarrow MUX1 \Rightarrow NOT \Rightarrow MUX2$	3 + 8 + 3 + 8	22
P4	(C direct into OR2 only) => OR => MUX2	5 + 8	13
P5	$D \Rightarrow NOT \Rightarrow MUX2$	3 + 8	11


The longest input => output delay = 26 time units (via P1).

If D is held constant

D fixed	Active longest data path	Gate delays	Longest delay
D = 0	$A/B \Rightarrow OR \Rightarrow MUX1 \Rightarrow OR \Rightarrow MUX2$	5 + 8 + 5 + 8	26
D = 1	D => NOT => MUX2 (A/B/C paths are masked at MUX2)	3 + 8	11

testbench	design	udp
module tb_top_module;	`include "udp.sv"	primitive mux2to1 (out,
reg A, B, C, D;	module top_module (output out, input	in0, in1, sel);
wire out;	A, B, C, D);	output out;
	wire signal_AB, signal_notC,	input in0, in1, sel;
top_module uut (out, A, B, C, D);	signal_MUX1_out;	
	wire signal_OR2, signal_NOT2,	table
initial begin	signal_notD;	// in0 in1 sel : out 0 0 ? : 0:
\$dumpfile("mux_circuit.vcd"); \$dumpvars(0, tb top module);	on #5 on cotal(signal AD A D).	0 0 ? : 0; 1 1 ? : 1;
\$dumpvars(0, to_top_module);	or #5 or_gate1(signal_AB, A, B); not #3 not gate1(signal notC, C);	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$
\$display("Time\t A B C D	mux2to1 #8	1 ? 0 : 1;
OUT");	mux1(signal_MUX1_out, signal_AB,	? 0 1:0;
\$display(");	signal notC, D);	? 1 1:1;
\$monitor("%0t\t\t %b %b %b	or #5 or gate2(signal OR2,	x x 0 : x;
%b %b", \$time, A, B, C, D, out);	signal MUX1 out, C);	x x 1 : x;
	not #3 not_gate2(signal_NOT2,	endtable
A=0; B=0; C=0; D=0;	signal_MUX1_out);	endprimitive
#50;	not #3 not_gate3(signal_notD, D);	
	mux2to1 #8 mux2(out, signal_OR2,	
A=1; B=0; C=1; D=0;	signal_NOT2, signal_notD);	
#50;	1 1.1.	
A=0; B=1; C=1; D=1;	endmodule	
#50;		
$\pi 50$,		
A=1; B=1; C=0; D=1;		
#50;		
A=0; B=0; C=1; D=0;		
#50;		
d.c. 1		
\$finish;		
end endmodule		
chamodule		

Output:



Q4: Answer

Explanation of Fixes

Issue	Problem in Original	Fix Applied	Why
Include directive	Used #include	Changed to `include	Verilog uses backtick, not hash, for include directives.
Multi-bit outputs	Used [1:0] a, r inside a UDP	Split into single bit a0, a1, r0, r1	UDPs support scalar outputs only, not vectors.
In-out port	c declared as in-out	Changed to input c	UDPs cannot have inout ports - only input and output.
Table format	Had two colons (:) per row	Rewritten with one colon separator between input and output fields (semicolon to end each row)	UDP syntax allows only one colon to separate the input pattern from the output.
Nested instantiation	Tried to instantiate another primitive (basicPrimitive u0) inside a UDP	Removed — not allowed inside UDPs	UDPs are atomic; cannot instantiate other modules or primitives.

Q5: Answer

```
`timescale 1ns/1ps
// UDP: Positive-Edge-Triggered D Flip-Flop with Asynchronous Reset
primitive DFF (q, d, clk, rst);
 output q;
 reg q;
 input d, clk, rst;
 table
 // clk d rst : q : q+
   ? ? 1 : ?: 0; // Async reset (active-high)
   (01) 1 0: ?: 1; // Rising-edge clock, capture 1
   (01) 0 0 : ? : 0; // Rising-edge clock, capture 0
   (0?) ? 0 : ?: -; // Ignore falling edge
   (1?) ? 0 : ?: -; // Ignore glitches
        ? 0 : ?: -; // Hold otherwise
 endtable
endprimitive
// 3-Bit Ripple Counter: 3 DFF + 2 XOR + 1 NAND + 1 NOT
module rippleCounter(input clk, input rst, output [2:0] out);
 wire rst bar;
 wire n1, n2, n3;
 not (rst bar, rst);
 nand (n1, out[0], out[1]);
 xor (n2, n1, \sim out[2]);
 xor (n3, out[0], out[1]);
 DFF dff0(out[0], n3, clk, rst bar); // LSB toggles every clk
 DFF dff1(out[1], ~out[0], out[0], rst bar); // middle bit
 DFF dff2(out[2], n2, out[1], rst bar); // MSB
endmodule
// TESTBENCH
module tb rippleCounter;
 reg clk, rst;
 wire [2:0] out;
 rippleCounter uut (.clk(clk), .rst(rst), .out(out));
 // Generate 10 ns clock
 initial begin
  clk = 0;
```

```
forever #5 clk = ~clk; end

initial begin
$dumpfile("ripple_counter.vcd");
$dumpvars(0, tb_rippleCounter);
$display("Time(ns)\tclk\trst\tout[2:0]");
$display("------");
$monitor("%0t\t%b\t%b\t%b", $time, clk, rst, out);

rst = 1; // assert reset
#10 rst = 0; // de-assert reset
#200 $finish;
end
endmodule
```