

## Paper Review Notes

	Static RRIP	Dynamic RRIP	uses 2 bit per cache block
Single Core	4 %	10 %	
Multi Core	7 %	9 %	

LRU Poor perf

- less cache size
- Non temporal data replaces the active working set of application

### Access Patterns

$$[a_1 \dots a_k a_k a_{k-1} \dots a_1]$$

Recent friendly (for any  $k$ )

$$(a_1 \dots a_k)^N \quad (\text{Thrashing access pattern})$$

$k > \text{cache size}$


$$(a_1 \dots a_k)_{k=\infty} \quad (\text{streaming access pattern})$$

$$[(a_1 \dots a_k, a_k \dots a_1)^A P_E(a_1 \dots a_k a_{k+1} \dots a_m)^N]$$

$$[(a_1 \dots a_k)^A P_E(b_1 b_2 \dots b_m)]^M$$


mixed access pattern

## DIP (Dynamic Insertion Policy)



- > DIP uses LIP when working set is larger than cache, LRU otherwise.
- > Both LRU & DIP performs poor in case of mixed access pattern.
- > Scan: Burst of references of data whose re-ref interval is in the distant future.
- > Real world application frequently suffer from Scan. To improve cache performance we need scan resistant cache replacement policy.

We have 2 cases





In case 1: Decision during scan did not matter

But in case 2 it matters.

If we try to apply LIP during scan & LRU rest.  
This will give good performance

### Related Work

LFU → degrades performance in recency

Self tuning adaptive Policy: Significantly inc. the hardware overhead & complexity

Hybrid Cache Replacement: Uses set duelling to dynamically choose b/w multiple replacement policies. It provides scan resistant but requires hardware & verification overhead of 2 caches

Dead block prediction: Predicts which of the blocks will be dead from RRIP chain. Victim selection policy selects dead block closer to tail. It improves cache performance but requires additional hardware overhead for dead block predictors.

Pseudo LIFO:

RRIP: high performing practical scan resistant  
Cache replacement with no significant hardware  
overheads or changes to existing cache structure.

---

NRU: 1 bit per cache block.

bit = 0

means reference in  
near future

bit = 1

reference in  
distant future

If all bits are 0, change all bits to 1.

Problems:

- Always predict re-ref. in near future for  
incoming block
- If predict distant then do poor on  
near-immediate re-ref. interval

Static RRIP

↳ granularity of re-ref pred is inc.

$M$  bit  $\rightarrow 2^M$  bit granularity

0  $\rightarrow$  near immediate

$2^M - 1 \rightarrow$  distant future



- ↳ Always insert at long<sup>re</sup>-reference interval
- ↳ Author used  $2^M - 2$  as  $l_{ref} I$ .  
[Prevent scan from polluting the cache]
- [~~2~~  $2^M - 1$  gives cache to learn some time

### Victim Selection Policy

- ↳ Select with  $RRPV = 2^M - 1$
- ↳ Ties broken by starting victim search by from fixed location
- ↳ If no block found increment  $RRPV$  of all block by 1.

### Hit promotion Policy

#### Hit Priority

- ↳ on hit change  $RRPV = 0$   
(Prioritize cache block that receive hit over not receiving hits)
- ↳ degrade when CB only hit once

#### Freq. Priority

- ↳ on hit decrease  $RRPV$  by 1
- ↳ goal is to prioritize replacement of infrequently re-ref each.

SRRIP scan resistant length

$$S_{\text{err}} = S_{\text{err}} = (2^M - 1)(A - W)$$

Can be increased by increasing  $M$ .

This can also cause inefficient Cache Utilization when a cache block receive its last hit and RRPV became Zero

## Dynamic RRIP

→ SRRIP is vulnerable to thrashing

→ To Avoid thrashing we can use

Bimodal RRIP

Insert Majority  
CB with distant  
re-ref interval


few with  
long re-ref interval

(for non thrashing it can lead to performance degrade)

We choose dynamically between SRRIP & BRRIP using set doubling



## SRRIP Vs LRU



## Extending RRIP to Shared Caches.

↳ Same we can see access as mixed pattern

↳ Extend DRRIP to shared caches is same as extending DIP to shared caches.

↳ TADRRIP → uses 2SDM per Application to determine its optimal policy.

## Experimental

4way out of Order (128 entry in ROB)

L1 I = 4way 32Kb

L1 D = " "

L2 → 8way 256Kb

LLC → 16way 2Mb Single Core

8Mb Multi Core

64B → Cache line

only demand ref change LRU state

Load latencies →

L1 → 1

L2 = 10

L3 = 24

Main Mem = 250

Support 32 outstanding misses to memory

Benchmarks used —

↳ vulnerable to replacement decisions



## Results and Analysis

- ↳ taking  $m=2,3$  performs best.
- ↳ Best Insertion position for every  $M$  is  $2^M - 2$
- ↳ SRRIP-HP performs better than SRRIP-FP which seems little counter intuitive
- ↳ SRRIP performs good on cache size (LLC) range from 512KB to 8MB with optimal  $m=2,3$
- ↳ Can Easily be extended to shared caches due to its good performance on mixed pattern.
- ↳ Perform good even changing cache level to 2 ( $L_1$  & LLC)
- ↳ performs 4% & 10% better than LRU on single Core
- ↳ perform 7% & 9% better on multi-core than LRU.