The V-way Cache: Demand based Associativity via ylobal Replacement

## Introduction

- 4 In Set associative cache, No. of entries visible to replacement policy is limited by no. of ways un each set port production sitte prisiduals
  - S Cache Replacement Policy & cutical for miss rate analysis
- Increases Associativity results in 1 less Conflict musses (tue)
  - (5) Global Replacement (tre)
  - 3 more hit latercy
  - (4) More power Consumption ) ves

## Motivation

Small fully associative buffers for heavily utilized entries in Victim Caches : DM Caches

Prinary cache utself is secondary cache Hash rehash after mis. Cache Diplomaticiso feine accionate at same Seq. Associative · trades variable but letence for increased associativity Cache

a Effectiveness of above caches dequades on increasing associativity 5 static associativity results in local replacement Doln set oursentier eacher No of entries in lot coplacement policy in limited by no. of ways so doubling the number dag bits by doubling the number of Sets. is No. of data lines & valid tags remains same No. of Sets doubled instead of associativity is due to power consumption? maintains cache hit ladercy. Effects of doubling Sets -(or set) sinc. by 1 No longer static one to one mapping blu tag store & data in estatus falinezu. Prosit os s This implies dag comparison Edata look up must be performed serially and a Displace garage of 201 and trades variable but descript

V-way Cache

(normally taken 2 un paper)

e) Entroy of tag store contain —

Us valid bit, duity bit, forward PTR

we to identify data

line.

Data store entry contain dataline, a valid bit 8 Reverse PTR

S point to tag

2 data store uses boaditional LRV replacement geheme.

operation !

- accessed & Replacement unto will be updated
- ase 1: Exist atleast one invalid store entry un target set —

Using Global Replacement, data victim will be identified & evicted &

RPTR of data victim will be invalidated

- Tag viction is updated with new tag bits, RPTR of mew data point to Tag viction & FPTR is updated to point to data viction. Valid bit set.
- Case 2 : All the day store entries are valid We do this like normal replacement, choosing tag victim using LRU.
- AV-way Cache can achieve miss rate comparable to a traditional cache of twice its size of or FA of Same size.

Practical ylobal Replacement Algo

0> Replacement Algo is very inp as random Replacement 0> FIFO increases the miss rate. Perfect LRU has sp SC → O(N2)

Reuse toequency

- .> L2 has much lower measure of temp. locality than recorded by L1.
- "> Four flotte can be used to track 4 diff.
  reuse count states 0,1,2,3+
- ·> We only need 4 levels as 80% lines have reuse count less than or equal to 3

## Reuse Replacement

- .> Every dataline has 2 bit for Reuse Counter
- e) RCT (Reuse Counter Table) structure is physically separate ito not cause any delay in read writer

to cache line when RCT are updating Algo for replacement -1 ptr reg point do start of search of data victim 3 for newly unstalled cache line, reuse counter associated to is initialized to zero, 3 On hit reuse counter is in cremented by I. (a) We Start from PTR, check if reuse counter us zero, if yes other it is data victim others otherwise decrement reuse counter by 1. 3 Continue till data victim is found, (wsaparound) 6 After Data Victim found, increase ptR to point to next data line. ( Helps in reaching to repre-- sentature value) before being rested! -> Maximum Victim distance = (2N-1) × No. of counters. Storing reuse country -> Usually Victim distance will be less because of 1) Majority cache line exhibit little to sense (2) decoupling of tag & data stook has effect of randomssing cache line un data storage reducing ostrole based access patter to generate long victur distance > Prop( to victim distance < 5 (ycle) = 99.2 we can also do early stermination neith negligible umpact on miss sale

Experiments & Bench marks 2 way 64B line LRV Replacement LI = 16 Kb 17 D = 16 kp 2 way 64 Bline L2 = 256 Kb 8 way Gy Bling 128 by the Benchmark used & SPEC CPU 2000 Benchmark with low miss rate on Baseline excluded also benchmark with class improvement (14%) on doubling dize au also excluded. Results of extrust source transmed governments Continue till stata victim in found. 0> V-way Cache provide an aug. Miss rate reduction of 13.2% compared to baseline 0> V-way Cache has & zupper bounds -O Primary (Fully Association) (Double Size Cache) ·) Usually gain by V cache < min (yain by FA) your by double Sized only outpenform when Reuse Replacement penform really good when so prostructure to

e) Reuse Replacement penforms almost similar (marginally botter) than Penfect LRV on very class hardware, not and complexity

- non 128 bit lacht line, V-way uses 5.8%. more chardware other baseline
- is Added Latency cause I more extra cycle to be added un lit latency.
- Lag \$tore

## Analysis

- Lo V-way Cache provide 8.5% for 10 cycle latency 8 6.8 % for 11 cycle clatency, improvement over IPC
- 19 for Some benchmark I extra cycle result in dequade of performance due to large working set 'L' Data misses hide by 000 execution but Instruction misses can reduce IPC improvement,
  - es Tag de Data-socio = 2 will suffice for most
    - 8-way cache for both 512 kB & 1 Mb cache.
      Results are not as good as of 27B kb as some of benchmarks oftalets fitting into cache.
    - by increasing associativity of high demand plets rehibe reducing the associativity of high demand demand sets.