


TE / comp / V / 2016  
microprocessor

7/1/2021

Shivam Balaji Kerdse

5057

Q.3A]



Q.3]

A]

- 1) When processor is ready to initiate the bus cycle, it applies a pulse to ALE during T<sub>1</sub>, Before falling edge of ALE
- 2) At the falling edge of ALE, iCS 74LS373 or 8282 latches the address
- 3) During T<sub>2</sub> the address signal are disable
- 4) in case of input operation, RD is activated during T<sub>2</sub> and RD<sup>0</sup> to RD<sub>15</sub>
- 5) if memory or i/o interface can perform the transfer immediately there are no wait states and data is output on bus during T<sub>3</sub>
- 6) After the data is accepted by the processor, RD is raised high at the beginning of T<sub>4</sub>. T<sub>4</sub>, WR is raised high and data signals are disabled

Q.3]

Q]

• model small

• stack 100H

• data

string db 'abba', '\$'

string1 db 'string is palindrome', '\$'

string2 db 'string is not palindrome', '\$'

• code

main proc far

mov AX, @DATA

mov DS, AX

CALL Palindrome

mov AH, 4CH

INT 21H

Palindrome proc

mov SI, offset string

loop1:

mov AX, [SI]

cmp AL, '\$'

JE Label1

INC SI

JMP LOOP1

label1:

mov DI, offset string

DEC SI

loop2:

cmp SI, DI

JL output1

mov AX, [SI]



TE Comp/VIR 2016  
microprocessor

Camlin Page 04

21/1/2021

Shivam Balaji kendre  
8087

Q.3]

B)

```
mov bx, [DI]
cmp al, bl
jne output2
dec si
inc di
jmp loop2
```

output1:

```
mov ah, 09H
int 21H
ret
```

output2:

```
lea dx, string2
mov ah, 09H
int 21H
ret
```

Palindrome ENDP  
END main