

communication basics

Basic terminologywire

- connecting line of two terminals in communication system
- either unidirectional / bidirectional
- single line to represent multiple wire with small angled line as \Rightarrow

BUS

- set of wires with single function

① Address bus, ② data bus and ③ control bus

* System bus consists of entire collection of wires: address, data and control lines.

Boot / port

- medium through which signal is input to / output from the processor.
- is conducting device to communicate peripherals by a processor.
- Also known as pin - that can be plugged into socket on PCB.




Fig. Simple BUS example

Timing diagram

- pictorial representation of hardware protocol.
- time proceeds along x-axis.
- represents state of control lines & data lines.
- * control line either high or low
- * data line/address line can be either valid or not valid

* active high

- high (1) on the line make it active

* active low

- low (0) on the line make it active.

* asserting a line

- making line active

* de-asserting

- the line deactivates the line.

Ex.: Timing diagram for read protocol

- The processor must set rd/wr line low for a read operation.

Date No.

Date No.

- address of the memory must be placed on addr. line at least for t_{setup} time before setting the enable high.
- setting enable high will cause memory to place data on data line after time t_{read}.

rd/wr timing diagram




Fig. Timing diagram: memory read protocol

Basic Protocol Concepts

Actor

- A device that can be processor or memory that takes part in data transfer.
- Actor can be master or slave.
- * master initiates the data transfer whereas slave responds to the initiation request.

Data Direction

- represents movement of data among actors.
- data direction is independent of type of actor. Either master or slave can send and receive data.

Address

- special kind of data which specify a location in memory, a peripheral, or a register within a peripheral.

Time multiplexing

- is technique in which multiple sets of data are sent one at a time over the shared line.




Fig. Time multiplexing for data transfer.




Fig. Address and data multiplexed transfer

control method # Data transfer protocol

- is scheme for initiation and end of the data transfer.


① strobe protocol② handshake protocol.① strobe protocol

Fig. Strobe protocol.

- Date. No.
- master uses control line and activates it to initiate the data transfer.
 - slave/servant takes certain time (t_{access}) to put data on data bus.
 - master then reads the data and deactivate its control line.
 - * assumption is valid data on data bus.
 - Both the actors are ready for next data transfer.
 - * disadvantage is master does not have knowledge whether slave received the data request.

Time flow in timing diagram

- (1) master asserts req. to receive data.
- (2) servant puts data and deasserts req. on data line within time t_{access} .
- (3) Master receives data and deasserts req.
- (4) servant ready for next request.

Handshake Protocol

- servant uses extra line to acknowledge that data is ready.
- Initially, master asserts request line to



- Date. No.
- start the data transfer.
 - servant, taking its time to put data on data line, asserts acknowledge line to inform the master the data is ready.
 - master reads the data from data line and deasserts the request.
 - * it follows deasserting acknowledge line by slave/servant.
 - data transfer complete; both actors are ready for next transfer.
 - * complex, somehow, but reliable compared to strobe protocol.




Fig - Handshake Protocol

Timing diagram can be explained as:

- (1) Master asserts req line to receive data
- (2) servant puts data on data line & asserts ack.
- (3) master receive data from data line/bus and deasserts req.
- (4) servant ready for next transfer

strobe / handshake compromise



- intended to achieve the speed of strobe protocol,
- intended to handle varying response time of handshake protocol.

* If the servant is unable to put data within time taccess then it asks master to wait longer by asserting wait line.

- after the data is ready, wait line is deasserted by servant and master receives data.
- this represents slow response as master has to wait for certain time for data transfer.

* If the servant is able to put data within time taccess then it follows strobe protocol

- this represents fast response
- * wait line is not used at this time.



A strobe / handshake compromise ; Fast and slow response

* Fast response timing diagram

- ① master asserts req line to receive data
- ② servant puts data on data bus within taccess
- ③ wait line remains unused.
- ④ master receives data and deasserts req.
- ⑤ servant ready for next request.

* Slow response timing diagram

- ① master asserts req to receive data.
- ② servant can't/unable to put data within taccess, asserts wait line.
- ③ servant puts data and deasserts req, wait.
- ④ master receives data and deasserts req.
- ⑤ servant is ready for next request.

Microprocessor Interfacing

#1) I/O Addressing

- a microprocessor uses its pins defined for input/output purpose to communicate peripheral devices.

* port based I/O

- port based I/O addressing is also referred as parallel I/O.
- Generally the processor may be provided with one or more (n-bit) ports to facilitate port based I/O.
 - * each port is addressable.
- the port can be read from or written into directly with processor's instruction like a register.




Fig. Port Based I/O

P2.4=1 set the pin 4 of port 2

* bus-based I/O

- processor has address, data and control ports for I/O addressing which form a single bus.
- The communication protocol is built

into

the processor.

- single instruction causes the hardware to write or read data.





Fig. Bus based I/O addressing

- ### # parallel I/O peripheral
- * When a system with bus based I/O needs parallel I/O then parallel I/O peripherals can be connected to the system bus.



- each port on peripheral connected to a register within peripheral that is read/written by the processor

Extended parallel I/O

- For the processor with limited port-based I/O, one can extend the available port with parallel I/O peripheral.
- each port on peripheral is associated with a register that can be read/written by the processor.




Fig: Extending 4 port to 6 port

Types of bus-based I/O

- memory-mapped I/O
- standard I/O, (I/O-mapped I/O)

- A processor can talk to its peripherals using same bus and to its memory too.
- above are two ways to talk its peripherals.

memory-mapped I/O

- Since memory as well as peripheral uses same bus, total address space is divided into memory address and peripheral

address;

- there is loss of memory address to peripherals.
- because of ~~same~~ different address space for both memory and peripherals, similar instruction like mov for memory can be used to work with peripherals.

Eg:- A bus with 16 bit have total 65536 addresses; some upper addresses may be used for memory addressing while lower rest could be used to address peripheral addressing.

standard I/O

- additional pin (M/I/O) on the bus indicates whether the address represents memory location or peripherals.

* possible unused addresses in either address spaces.

- for this kind of addressing, ~~addressing~~ different instructions are needed to work with peripherals than memory

* mov, load → for memory

* IN, OUT → peripherals.

Eg: Bus has 16 bit address (65536 addresses)

* when M/I/O set to '0' → memory addressing

* when M/I/O set to '1' → peripheral I/O

*** Interrupt**

- Peripherals might need services unpredictably from the processor.
- So, there is issue ~~as~~ how to serve the peripherals by the processor while it remains busy on its own task.

(i) Polling (ii) Interrupt**(i) polling :**

- periodic or in any sequential check for service requirement at every peripheral is done by the processor
- * this is easy to implement, but repeated checking could waste many clock cycles without doing certain useful work.

(ii) interrupt :

- It's a feature of processor through which peripherals can request for service even when the processor is busy in its own task.
- * for external interrupt, there is always a pin available to implement interrupt service / feature.
- * when interrupt pin is asserted, the processor jump to a particular address at which the ~~new~~ routine for the



interrupt is stored.

- * though interrupt ~~can't~~ is seems to overcome the limitation of poll, the interrupt pin is to be checked after the execution of every instruction; it does not require extra clock cycle, ~~though~~.

Interrupt address vector

→ represents the address in which the interrupt service (ISR) resides.

- (i) Fixed interrupt (ii) vectored interrupt**
- (iii) interrupt address table.**

Fixed interrupt

- address of subroutine is built into microprocessor and remain fixed.

- programmer simply has to store the ISR at that location or can put jump instruction to move to actual location of ISR where programmer has saved the ISR.

- * let data from sensor (peripheral-1) is to be read, processed and then a motor (peripheral-2) is controlled based on calculated data.

- following actions are to be carried

- (i) Peripheral-1 has its data in its register; meanwhile the processor is executing its main program.**

- ② peripheral-1 asserts INT to request service from the processor
- ③ after execution of each instruction, the processor checks INT pin. So, processor detects the service requirement.
 - it saves its present context and sets the PC to the fixed ISR location.
- ④ The ISR is executed which reads data from peripheral-1; process it and sends the resulting data to peripheral-2.
- ⑤ peripheral-1 deasserts INT after data is read from it.
- ⑥ the processor retrieves its state and resumes its work.

vectored interrupt

- peripheral must provide the address to the processor.
- In this method, both INT and INTA pins are also required. INTA acknowledge the interrupt has been detected and the peripheral can provide the address of relevant ISR using system bus.
- The peripheral provides the address through the data bus which is read by processor.

- * example with two peripherals as in previous case can be carried out as :
- ① peripheral-1 has data in its register; at the same time the processor is executing its main program.
 - ② peripheral-1 asserts INT to request service from the processor.
 - ③ After execution of each instruction, the processor checks INT pin. So, processor detects the service requirement and it asserts INTA.
 - ④ peripheral-1 detects INTA and puts interrupt address vector on the databus.
 - ⑤ processor jumps to the address read from data bus and executes its corresponding ISR.
 - it reads data from peripheral-1; process it, and results to the peripheral-2.
 - meanwhile peripheral-1 deasserts INT after data is read from it.
 - ⑥ The processor retrieves its state and resumes its work.

Interrupt address table

- is compromise between fixed and vectored interrupt.
- A table with ISR address is stored in processor memory.

- Date. No.
- A peripheral instead provides the number rather address of ISR, corresponding entry in the table
 - * one major advantage is that the bit requirement to address the table is very small compared to number of bits of real address of ISR.
 - * It also provides flexibility to assign and change the location of ISR.

* Additional issue in Interrupt

- (#) - external interrupts may be maskable or non maskable.
- In maskable, the programmer can use specific instruction to disable the interrupt by configuring certain bits of interrupt register.
 - It is important when more critical works need to be executed first.
 - Non-maskable interrupt can not be disabled by programmer. It requires a separate pin for drastic situations.
 - Eg: - If power fails, the non maskable interrupt can cause a jump to subroutine that stores critical data in non-volatile memory before power is completely gone.

(A) another issue

- Date. No.
- is jump to ISR in which the microprocessor either saves complete context or partial state before jump to ISR.
 - * some processors save PC, registers which consume many cycles, while others save the content of PC only.
 - The ISR, however, must ~~not~~ not modify registers if its content is not saved.

(C) Direct memory Access (DMA) controller

Introduction

- If communication between memory and peripherals involves microprocessor, there will be waste of processor's time.
- For speed unmatched between processor speed and peripherals, data must be stored temporarily before processing which is referred as buffering - impacts on system performance.
- Additionally, interrupt service routine execution needs (storing and restoring the state of processor) many clock cycles.
- So, regular program stalls during transfer of data cause problem in the system performance.

* to relieve processor from all data transfer involving memory and peripherals, a separate single-purpose processor called DMA controller can be used.

DMA controller

- used specially to transfer data between memories and peripherals.
- the peripherals request the service from DMA controller which then requests control of the system bus from processor.
- After that, processor releases the system bus.
- data transfer is initiated by DMA controller without the involvement of processor.
- this storing & restoring of the state is eliminated.




Fig. Simple system with DMA Controller

Operation

- ① initially, processor is busy executing its main program.
- ② once peripheral has data within its register, it asserts request line for service from DMA.
- ③ DMA asserts request signal to the system from processor.
- ④ processor releases the system bus after seeing the request from DMA, and ack to DMA about the request.
- ⑤ DMA asserts ack signal to peripheral; and starts transfer of data as requested.
- ⑥ after completion of data transfer, all control lines are deasserted and processor retakes the control of the system bus.


Arbitration

- is mechanism through which a service or shared resources is provided to particular requesting device, out of many contending devices for service.

- ① priority Arbiter
- ② Daisy-Chain Arbiter
- ③ Network Oriented Arbiter

A) Priority Arbiter

- single purpose processor to arbitrate among various requests from peripherals.
- Peripherals connected to the arbiter can make request for the service.
- Based on certain priority mechanism defined, arbiter selects the peripheral to permit the required service.

Fig. Arbitration using a priority arbiter.

Above block diagram shows priority arbiter to provide service to the peripherals connected with priority arbiter. (vectored interrupt)

* Arbiter is connected to system bus for configurations - may include setting priority of the peripherals.

* main advantage

- it can support advanced priority scheme.
- failure of a single peripheral does not

have any impact on the operation of whole system.

- However, the system must be redesigned if new peripherals are to be added.
- * so, this method is less flexible if new peripherals are required to be added or removed.

#operation

- ① initially, microprocessor is busy in its own operation.
- ② Both peripherals can assert request to priority arbiter which interrupts processor when at least one request is available from peripherals.
- ③ processor stops its current operation, stores its state and asserts interrupt acknowledge signal.
- ④ After acknowledgement by the processor, priority arbiter asserts acknowledge signal to any one peripheral based on priority.
- ⑤ the selected peripheral puts its interrupt address vector on the system bus.
- ⑥ microprocessor reads ISR address from data bus and jumps into it and execute the ISR.
- ⑦ After execution of requested ISR, processor restores its state and resumes its operation.

#

types of priority arbiter

- ① Fixed Priority
- ② Rotating priority or round-robin priority

Fixed Priority

- each peripheral is assigned a unique priority or rank value.
- when two peripherals request simultaneously for service then arbiter choose the one with higher priority value.
- * efficient for distinct priority among peripherals.
- * but it can cause high-ranked peripherals to get much more service than other peripherals.

Round-robin priority

- In this method, each peripheral gets almost equal time for service from the arbiter.
- is efficient when there is not much difference in priority among peripherals.
- priority changes based on history of servicing of those peripherals.
- so, complex in rotating priority.

#

b) Daisy-chain Arbitration :

- peripherals are connected in daisy-chain manner.
- the configuration is as follow:




Fig. Daisy chain configuration.

- The request signal and acknowledge signals flow through the peripherals.
- peripherals request signal flows downstream to processor while processor's acknowledge signal flows upstream to requesting peripheral.
- * peripheral connected first to the processor has the highest priority while the peripheral at the end of the chain has lowest priority.

* main advantage

- one can easily add or remove peripherals from the system without requirements of system redesign.
- does not support rotating priority.

- If one peripheral is damaged in the chain, other peripherals beyond that broken point will remain inaccessible as signal can't pass through the chain.

Operation

* Suppose peripheral 2 requires services from the processor then the operation could goes as follows:

- (1) microprocessor is busy in executing its own program.
- (2) request signal from peripheral 2 is sent to processor through the peripheral 1 and interrupt pin is asserted.
- (3) processor stops its current work, stores its state, and asserts acknowledge signal.
- (4) ACK signal reaches to peripheral-2 through peripheral-1, since the request is generated by peripheral 2, not by peripheral-1; peripheral-1 passes the ACK signal to peripheral-2.
- (5) peripheral-2 puts its interrupt address vector on the system bus.
- (6) microprocessor reads ISR address from databus and jumps into it; execute the ISR.

⑦ After execution of requested ISR, processor retrieves its state, and resumes its operation.

Daisy chain aware peripherals :

- Generally, peripherals have ACK IN and REQUEST OUT line; but, in daisy chain aware peripherals must have additional ACK OUT and REQUEST IN lines.

* If peripheral does not have/contain ACK OUT and REQUEST IN, they should be made daisy chain aware by certain logic which adds complexity to the system.

Eg:




Fig: Simple logic to make Daisy chain aware.

case 1

- when request is from downstream peripherals
→ peripheral (P) does not participate in the flow of signal.

case 2

- when request is from upstream peripherals beyond the peripheral (P)
→ $\text{REQ_IN} = 1$, but $\text{REQ} = 0$, resulting
 $\text{REQ_OUT} = 1$,
→ $\text{ACK_IN} = 1$, and $\text{REQ} = 0$, resulting
 $\text{ACK_OUT} = 1$,

case 3

- when request is made from peripheral (P)
→ $\text{REQ} = 1$, $\text{REQ_IN} = x$ (don't care)
resulting in $\text{REQ_out} = 1$
→ $\text{ACK_IN} = 1$ and $\text{REQ} = 1$, resulting
 $\text{ACK} = 1$ and $\text{ACK_out} = 0$,

C) Network-Oriented Arbitration

- arbitration is carried for multiple microprocessor sharing a common form of network.
- arbitration is built into the bus protocol being bus a medium to connect multiple processors.
- for simultaneous access of the bus by multiple processors may cause data collision.

Date No.

- the protocol must be designed in such a way that the contending processor do not start sending at the same time.
* some kind of statistical methods could be applied to reduce the chance of data collision.

multilevel Bus Architecture

- multilevel bus architectures are implemented in the system to improve the overall performance of the system.
- A single high speed bus is not enough to improve the overall performance of the system regarding communication.
- This is because of various drawbacks of using high speed bus.
* drawbacks are
 - (i) inefficient interface
 - (ii) slower bus interface of peripherals.
- inefficient interface
 - use of high speed bus requires peripherals with high speed bus interface
 - However, all the peripherals do not need such high speed bus.

- Date. No.
- High speed bus causes peripherals consume extra power, increase in number of gates, and so higher cost.
 - Being high-speed processor bus is processor specific leading to non portable interfaces of peripherals.

slower bus

- when many peripherals are connected to a single bus, all peripherals ^{may not} get the access to the bus when required.
- so, slow down of date transfer and performance lag.

two Level bus system




Fig. two-level bus architecture.

Date. No.

(i) high speed processor-local bus (ii) slower speed peripheral bus

- Generally, two level bus system consists of high speed & slower speed buses with bridge to connect the two buses.
- High speed bus is processor local bus while slower speed bus is peripheral bus.

- ~~if~~ - processor local bus connects very high speed devices such as microprocessor, cache, memory controller, and certain high speed coprocessors.
- processor local buses are as wide as memory word and frequent communication takes place through it.

- ~~if~~ - peripheral bus connects peripherals which do not have access to processor-local bus

- it promotes portability, lower power, lesser number of gates.
- It is often narrower and slower than a ~~processor~~ local bus.

- frequency of communication through the bus is less compared to that of a processor local bus.

- peripheral bus interface is comparatively efficient in terms of number of pins, gates and power consumption.

- # - A bridge is a single purpose processor that connects two buses of the system.
- It makes various conversions required.
 - Speed synchronization is one important function of the bridge.
 - Data speed and data formats of processor local bus is different to that of peripheral bus; the compatibility is resolved by bridge using various mechanism.

Three level bus hierarchy

- processor local bus
 - system bus
 - peripheral bus.
- Processor local bus connects the processor to a cache.
 - may support one or more high speed devices.
 - System bus can act as high speed bus.
 - offload much of the traffic from processor local bus.
 - Peripheral bus is used to various peripherals to the system.

Advanced communication principles

- parallel communication
- serial communication
- wireless communication

- infrared wave

- radio frequency

layering of communication

error detection and correction

I parallel communication

- physical layer carries multiple bits of data at a time.
- Along with each wire carrying a single bit, the bus consists of data wires in addition to control and power lines.

A advantage:

- high data throughput; many bits are transferred at a time.
- less complexity: easily implemented in hardware requiring only a latch to copy data onto a data bus.

A disadvantage:

- long parallel wires can result in Ferranti effect.
- there is voltage build up due to capacitance.

- Date. No.
- * voltage at receiving end could become more than that at sending end.
 - little variation in wire length may cause data misalignment because of different reach time of data signal.
 - more costly and bulky and increased cost for insulation when interference is to be reduced.

usage

- this kind of connectivity makes it made when devices resides on the same circuit board or same IC.

serial communication

- physical layer carries one bit at a time
- all bit transmission over single data wired bus takes place bit by bit
- the bus consist data wire along with control and power lines.

Advantages

- significant reduction in the size, complexity & connectors and corresponding costs.
- distant device communication could have better throughput compared to parallel communication of two distant devices.



- Date. No.
- It does not exhibit Ferranti effect and data misalignment.

Disadvantages

- complex interfacing logic and communication protocols
- data are decomposed into bits and at sending end and should be assembled at receiving end properly.

- For short distant communication, its throughput is very less compared to that of parallel communication.

Usage

- used to connect distant devices.
- It can connect short distant devices however, it is more efficient for distant communications.

wireless communication

- there is no physical medium connecting devices in communication,
- instead infrared and radio frequency channels are used as physical layer.

(i) Infrared wave (ii) radio frequency

Infrared wave

- use electromagnetic wave frequencies that are below the visible light spectrum ($3 \times 10^{11} \text{ Hz} - 4 \times 10^{14} \text{ Hz}$)
- Infrared waves are generated using infrared diode whereas infrared transistors are used to detect the wave.
- infrared transistors conduct when exposed to the wave.
- Advantage is cheap to build transmitter and receiver
- disadvantage is line of sight required between communicating devices.
* Also range of communication is low; so, inefficient method of communication for distant devices.

Radio Frequency

- uses EM wave in the range of 3 KHz to 300 GHz frequencies.
- for the communication, antenna and analog circuitry are required at communicating devices.
- main advantage is no need of line of sight (LOS)
- * longer distance communication

communication is possible

- the range of communication distance is transmission power dependent.

- disadvantage: transmitter and receivers are complex and costly.

Layering

- hierarchical organization of communication protocols.

- lower level protocols provide services to higher level protocols.

* the main objective of layering is to simplify the study and design.

* the physical layer provides the lower level services to both sending and receiving bits or words of data.

* generally, physical layer signal is electromagnetic wave or electrical signal (voltage or current).

* Application layer provides the high level services to the user.



Error detection and correction

- error detection is the process to detect errors in bits during the data transmission.
- errors could be of two types
 - (i) bit error (ii) burst of bit error

bit error

- single bit in the received data is invalid or changed

burst of bit error

- more than one bit get error or changed.

- error correction is process of correcting the bits that were detected during communication process.

* parity and checksum are two basic error correction methods.

- (i) parity check (ii) checksum error.

In parity check

- extra bit is send along with data to provide addition information about the data.

* When extra bit added makes the number of 1s in the data word ~~then~~ odd then it is ~~referred~~ referred to as odd parity else it is even parity.

- parity of data at sending terminal should be equal to that of parity of data at receiving end/terminal otherwise there is bit error.

- This method of checking parity is efficient for single bit error but for burst of bit error is not applicable to detect the changes.

In checksum

- multiple words of data in packets are checked for error.

- the extra word which represents XOR sum of all data words in a packet.

- transmitter sends the packet along with checksum words; the word is checked at both sending and receiving end.

- If checksum is error free, the transmission is successful.

#1 Serial protocol

- (1) Parallel protocol
- (2) Wireless protocol

#2 Serial protocol

(1) Inter-IC or I²C or I²C

- * serial protocol for two-wire interface
- * connects low-speed devices like microcontroller, EEPROM, A/D and D/A converter, I/O interfaces and other similar peripherals in embedded systems
- * it has 7 bit or 10 bit address space.
- * 7-bit addressing can address 128 devices
- * writes over shared I²C bus
- * common speed is 100 kbit/s in standard mode / 400 kbit/s in low-speed mode
- * however, recent upgrade of I²C can host more nodes and can run even faster speed
 - * 400 kbit/s in fast mode
 - * 1 Mbit/s in fast mode plus
 - * 3.4 Mbit/s in high speed
- * uses only two wires
 - serial clock (SCL)
 - serial data (SDA)






Fig. I²C bus structure.


Typical write operation

- ① master initiates the transfer with a start condition
 - * at start condition: *SDA line transition is high to low
 - * SCL is high
- ② Then address of the device to which data is to be written is sent with most significant bit down to the least significant bit
- ③ For write operation
 - master sends zero '0' after sending address
 - slave ~~ack~~ to acknowledge the transmission by holding SDA line low during first ACK clock cycle
 - ↑
ACK

- Date. No.
- (1) master transmit a byte of data with most significant bit first
- (2) the slave ack the reception of data by holding the SDA line low during second ACK clock cycle: ack.
- (3) Finally master terminates the transfer by generating a stop condition.
*at stop condition
 - low to high transition of SDA line
 - high SCL line.



Timing diagram for write protocol.



Timing diagram for read protocol

- Date. No.
- (2) serial peripheral Interface (SPI)
 - is synchronous serial communication interface specification.
 - used in short distance communication
 - sends data between processor/controllers and small peripherals.
 * it uses separate clock and data line along with select line to choose the device that should be communicated with.
- * consists four logic signal
 (i) serial clock (SCLK)
 (ii) (MOSI) master output slave input
 (iii) (MISO) master input slave output.
 (iv) ss - slave select.

* SPI bus can operate with a single master device and with one or more slave devices

(3) Control Area Network (CAN):

- is ISO defined serial communication bus.
 - originally targeted for automotive industry replacing complex wiring harness with only two wire bus.
 - has high immunity to electrical interference and repairs data error.

Characteristics

- * high integrity serial data communication
- * real time support
- * data rate up to 1 Mb/s
- * error detection and confinement capabilities
 - balanced differential signaling
 - reduces noise coupling
 - high signalling rate over twisted pair cable.
- * error detection forces the sending node to resend the message until correct receive.

Firewire

- is serial bus for high speed data transfer
- initiated by Apple and developed by IEEE P1394 group; so, this is IEEE 1394 protocol
- supports peer to peer device communication without the involvement of system memory or CPU.

Characteristics

- transfer rate up to 400 Mb/s
- plug and play, and hot swapping
- packet based layered design structure

→ power provision through cable.

- * 64 bit addressing allows a local-area network to consist of 1023 sub-networks, each consists of 63 nodes.
- device organized at the bus in tree or daisy chain topology.

* two types of data transfer :

(i) asynchronous

(ii) isochronous

asynchronous data transfer

- data transfer can be initiated as a given length of data arrives in a buffer.

isochronous data transfer

- data flows at a pre-set rate.

Universal Serial Bus

- designed to connect wide range of peripherals to a computer
- monitor, display, data storage, communication devices and other devices.

- it standardized the connection of computer peripherals to personal computers,

- it supports communication and power supply.

- Date. No.
- * USB 1.0 → has data transfer rates of
 - * 1.5 Mb/s for low data rate devices.
 - * 12 Mb/s for high speed devices
 - * USB 2.0 → 480 Mb/s
 - * USB 3.0 → 5 Gb/s
 - * some USB ports can serve as connection ports for other USB peripherals
 - * USB hubs and standalone hubs can be used to provide convenient USB port.

Parallel protocols

- ① PCI Bus
- is peripheral component interconnect
 - high performance bus to attach hardware to computer
 - It is synchronous bus architecture
 - data transfer takes place to the range of system bus.
 - * Max clock rate 33 MHz; use only up to 33 MHz (data rate 132 - 512 Mb/s)

- Date. No.
- ② PCI implements a 32-bit multiplexed address and data bus
 - it supports rigorous auto configuration mechanism.
 - ③ ARM Bus (self)
 - ④ Wireless protocols
 - ① Infrared Data Association (IrDA)
 - is international organization that creates and promotes infrared data interconnection standards
 - provides complete set of protocols for wireless infrared communications.
 - IrDA - implemented in portable devices like smart phones, laptops, cameras
 - support communication between device to over point to point infrared at speeds (9.6 kbps - 4 Mbps)
 - low cost and simple architecture
 - * line of sight, very low bit error rate and physically secure data transfer
 - ② Bluetooth
 - wireless technology standard for data exchange over short distances from fixed and mobile devices
 - frequency of operation 2402 - 2480 MHz

- uses radio based link.
- does not need line of sight communication
- * Bluetooth 4.0 → upto 25 Mbps data rate
- packet based protocol with master-slave structure.
- one master can communicate up to seven slave devices.
- feature
 - low power and short range communication
 - * power range and communication distance depends on the class of radio
- (A) class 3 radio
 - 1mW (power) & up to 1m (distance)
- (B) class 2 radio:
 - 2.5mW (power) & about 20m (distance)
- (C) class 1 radio
 - 100 mW (power) & about 100m (distance)

IEEE 802.11

- is set of media access control (MAC) and physical layer (PHY) specification for wireless local area network (WLAN).
- often known as Wi-Fi,
- Data rate about 1-2 Mbps.
- * has variety of standards with ~~suffix~~ letter suffix.

ex: 802.11a, 802.11b, 802.11g, 802.11n


- 802.11 wi-fi standards operate within ~~the~~ Industrial, scientific and medical (ISM) frequency band.
- the ISM band cluster around 2.4 GHz reserved for industrial, scientific and medical equipment that uses RF
- Data rate up to 54 Mbps for some standard while few standards (latest) goes up to 6.75 Gbps.
- * PHY layer defines physical link transmitting bits from one node to another node in a network.
- * Modulation, line coding, synchronization are few functions.
- * MAC layer provides addressing and channel access control mechanism that ensures the communication of several nodes within a shared medium.
- * Each device is given unique serial number known as MAC address
- * multiple access protocol enables several stations to share the same physical medium.
- Eg: CSMA/CD.

chapter-7 (control system)

control system

- a class of embedded system,
- focuses on tracking the reference input that is provided to the system.
- initially reference input is ~~more likely to~~ set to certain value and then output is more likely to track same input level.
- * tracking might get difficult when there is disturbance.
- * however, the system must be able to adjust to external factors for optimum performance.

objective of a control system is to track the reference input or reference i/p



Open-loop and closed-loop control system overview

Open loop control system

- output has no influence on the control action of the i/p signal.

- it is feed-forward system or no feedback system (ie output is not fed back for control)
- controller is not aware of reference input
- resulting no optimization.

* this mode is best in the case when system model is accurate and disturbance effect is minimal.

Components of open loop control system

- ① plant
- ② output
- ③ reference
- ④ actuator
- ⑤ controller
- ⑥ disturbance




Fig. block diagram of open loop control

plant

- is process to be controlled

- is physical system, eg: fan, heater.

output (is parameter / measure)

- is attribute of the physical system that we are about to control. eg: speed, temperature.

reference

- is desired input to; get desired output of the physical system.

actuator

- is device to control the input to the plant, eg: motor can be taken as an example of an actuator.

controller

- is the main processing part of the system
- compute the input to the plant such that desired o/p is achieved on the given reference input.

disturbance

- is an undesirable input to the system that may cause o/p to deviate from desired reference input.

closed loop control system

- operates on feedback principle.
- output is fed back, compared with reference input and error signal is produced.
- the controller processes the error signal and reduces the error to obtain the desired output.

* controller is aware of output variations, → optimization can be done minimizing the error,

components of closed loop control system

- (1) plant
- (2) output
- (3) reference
- (4) controller
- (5) actuator
- (6) disturbance
- (7) closed-loop control system
- (8) sensor and error detector

* sensor is used to sense the output and is fed to the input; calculating error, error signal is input to controller.

* error detector: determines the error produced in the system. Error is, in general, difference between output of the system and reference input.




Fig. Block diagram of closed loop control - comparison of open-loop & closed-loop control

- open loop control: feed forward; no o/p feed back.
- closed-loop control: feed back; o/p is fed back and compared with reference input.
- (1) simple and economic
- (2) complex and expensive
- (3) good calibration needed
- (4) reduced error increases accuracy & optimized
- (5) slow & unreliable but stable
- (6) fast & more reliable but unstable.

General control system and PID controller

control objective

- main objective is ~~not~~ to make output track the reference input;
- * even in the presence of measurement noise, model error, and disturbance.

* parameters for study and analysis if objective fulfilled:



- (i) stability, (ii) performance (iii) disturbance rejection (iv) Robustness.

stability

- for a system to be stable, all variables in the system remain bounded.

performance

- describes how well the output is tracking the change in reference input.

* different aspects of performances are

- (1) Rise time (T_r)
- (2) Peak time (T_p)
- (3) Overshoot (M_p)
- (4) Settling Time (T_s)

(1) Rise Time (T_r):

- time required to change from 10% to 90% of its final value.

Date. No.

Date. No.

- it measures the ability of a system to fast input signals.

(2) Peak Time (T_p):

- time to reach the first peak of the response.

(3) Overshoot (M_p):

- o/p exceeding its final, steady-state value.

- it is the percentage amount by which the peak of the response exceeds the final value.

(4) Settling Time (T_s):

- time required for the system to settle down to within $\pm 2\%$ of its final value.


Disturbance Rejection

- is undesired effect which can't be eliminated but impact can be minimized

Robustness

- designed system ~~must~~ tolerate the modeling errors.

- model error should not affect much to the stability and performance of the system.



Aspect: B performance metrics in control system response.

Transient Response

- * it occurs when there is undesired condition or the system starts - just after the system starts.
- * the response during settling time is transient response.

steady state response

- is response after settling time.
- steady state error is difference between the actual output and desired output when there occurs steady state response.

Modeling Real Physical System

- * the accurate modeling of behavior of the plant is essential.
- * controller is designed based on the plant model; so, the plant model must be as accurate as possible.

Features of Real system

- * continuous in nature: system response is continuous function of time.
- Physical system continuously reacts, so plant model can be represented by differential equation; for more than one variable - partial differential equation.
- for equivalent discrete-time model, response should be sampled at smaller time than the reaction time of the system.

* Complexity

- complex model than general design.
- In general design, non linear effect, all system interactions are excluded.

* Generally, model designed is linear.

Controller Design:

- (I) proportional control (P)
- (II) proportional and derivative (PD) control
- (III) Proportional and integral (PI) control
- (IV) Proportional Integral and derivative (PID) control.

Proportional control

- controller multiplies the tracking error by a constant.

$$\therefore u(t) = P \times e(t)$$


- $u(t)$ is output of controller,
- P is proportional constant
- $e(t)$ is measure of error difference between input and output reference input.

* Proportional constant (P) affects transient response, steady state tracking error and disturbance rejection.

* high value of proportional constant (P) can cause system to become unstable by resulting in high overshoot and oscillation.

* low value of proportional constant (P) will cause the system to be less responsive to less sensitive, because rise time is high for low value of P .

* steady state error will be high for low value of P .



Response of system for different P value

proportional and derivative (PD) control


- derivative predicts the system behavior
- improves the settling time and stability of the system
- Derivative allows the transient response to be optimized without affecting the steady state response and disturbance rejection.

- Hence, transient response and steady state error independently can be adjusted by using appropriate value of P and D in PD controller

$$U(t) = P \cdot e(t) + D \cdot [e(t) - e(t-1)]$$

characteristics of PD control

- rise time reduces, improves damping,
- . overshoot reduces, response is stable



Effect of Derivative term.

Proportional and Integral (P.I) Control

- integral is the sum of instantaneous error over time and the accumulated error is multiplied by integral constant -


$$U(t) = P \cdot e(t) + I \cdot [e(t) + e(t-1) + e(t-2) + \dots]$$

* PI controller is used to eliminate the steady state error resulting from P-controller.

* However, it has undesirable impact on speed and stability of the system.

characteristics of PI control

- steady state accuracy improves.
- * rise time increases, response is oscillatory



Effect of Integral term in system response

Proportional Integral and Derivative (PID) control

- it helps to attain a set point irrespective of disturbance.
- it calculates its output based on the measured error.

① The proportional gain (P)

- simply multiplies the error by factor P. It reduces the steady state error while reduced effect of external disturbance.

② integral gain (I)


- multiplies the sum of the recent errors.
- It eliminates the steady state error.

③ derivative gain (D)

- determines the reaction to the rate at which error is changing.
- it increases damping and improves stability but has almost no effect on steady state error.

controller output

$$U(t) = P \cdot e(t) + I \cdot [e(t) + e(t-1) + e(t-2) + \dots + e(t-n)] + D \cdot [e(t) - e(t-1) + e(t-2) - e(t-3) + \dots + (-1)^n (e(t) - e(t-n))]$$



PID control summary

Date.

No.

Type	Rise Time	Maximum overshoot	Settling time	Steady state error	Stability
P	Decrease	Increase	small change	decrease	Degrade
I	Decrease	Increase	Increase	eliminate	Degrade
D	small change	Decrease	Decrease	no/small change	Improve

