

# **University Politehnica Bucharest Computers Faculty**

CN Project: Verilog implementation of MIPS processor

Coordinator: Decebal Popescu, Teaching Assistant, Ph.D

Students:
Cocorada Sorin
Comanescu George
Manta Mihai
Parpauta Alexandru
Safta Octavian

# **SUMMARY**

Project purpose	3
The projection phases	3
MIPS instructions format	3
The logical transfers between registers	4
The set of instructions	5
The instructions read unit	6
Logical operations with Immediate	
Load operation	7
Store and Branch operations	9
Project of the command unit	11
Concept of local decodification	12
The command bloc for the UAL	15
The logic for the main command	16
MIPS processor bloc scheme	18
The main problems of the single clock cycle processor	19
The command general syntax	19
Test program	20
Ribliography	21

Project purpose: The implementation in verilog of a MIPS processor which can execute the following instructions: ADD and SUB;OR Immediate; LOAD and STORE Word; BRANCH. The source is also presented with this documentation.

#### The projection of a processor that works in a single clock cycle.

The performances of the processor are imposed by:

- -the number of instructions from the program execution (n);
- the clock rate(period) (T)
- -the number of clock cycles for each instruction (CPI)

The projection of the processor (executing unit and command unit) shall determine

- the clock rate(period) (T)
- number of clock cycles for each instruction.

#### The projection of a processor that executes a single instruction within a clock cycle.

- -Advantage: a single clock cycle for each instruction
- -Desavantage: the duration of the clock cycle.

# The projection phases:

- 1. Examination of the instructions set from the which result the expectations for the execution unit:
- -the meaning of each instruction is given by the register transfer;
- -the execution unit must include the memory elements;(the registers necessary to the instructions set;
- -the execution unit must also assure each register transfer;
- 2. The selection of the execution unit components and the establishment of the clock sincronisation.
- 3. The assambly of the execution unit according to the specifications.
- 4. The analyze of the implementation for each instruction to determine signals and command points, which affect the implementation of all the transfers between the registers.
- 5. The assembly of the command logic

#### **II.MIPS** instructions format

All MIPS instructions are 32 bits instructions. There are 3 different instruction types:

•	31	26	21	16	11	. 6	0
<ul> <li>R-type</li> </ul>	0	р	rs	rt	rd	shamt	funct
•	6	bits	5 bits	5 bits	5 bits	5 bits	6 bits
	31	26	21	16			0
• I-type	0	9	rs	rt		immediate	
•	6	bits	5 bits	5 bits		16 bits	

## The operation codes are these:

- -op the operation cod of the instruction
- -rs, rt, rd the source and destination registers address
- -shamt the quantity/number of bites with the whch the deplasament is made;
- funct selects the operation specified by op;
- address /immediately represents the deplassament oft the address(offset)value immediately;
- the target address the deplassament for the target address

# The following set of instructions are presented here

° ADD and SUB	31	26	21	16	11	6	0
		op	rs	rt	rd	shamt	funct
<ul> <li>addU rd, rs, rt</li> <li>subU rd, rs, rt</li> </ul>		6 bits	5 bits	5 bits	5 bits	5 bits	6 bits
° OR Immediate:	31	26	21	16			0
	Г	op	rs	rt	i	mmediate	
<ul> <li>ori rt, rs, imm16</li> </ul>		6 bits	5 bits	5 bits		16 bits	
° LOAD and STORE Word	31	26	21	16			0
	L	op	rs	rt	i	mmediate	
<ul> <li>Iw rt, rs, imm16</li> </ul>		6 bits	5 bits	5 bits		16 bits	
<ul> <li>sw rt, rs, imm16</li> </ul>							
	31	26	21	16			0
° BRANCH:		op	rs	rt	i	mmediate	
<ul> <li>beq rs, rt, imm16</li> </ul>		6 bits	5 bits	5 bits		16 bits	

## **III.**The logical transfers between registers (TLR)

- TLR specifies the semnification of instructions
- All begin with the reading of instructions

Register Transfers inst PC <- PC + 4 ADDU  $R[rd] \leftarrow R[rs] + R[rt];$ SUBU PC <- PC + 4  $R[rd] \leftarrow R[rs] - R[rt];$ ORi  $PC \leftarrow PC + 4$  $R[rt] \leftarrow R[rs] + zero\_ext(Imm16);$ LOAD  $R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)]; PC \leftarrow PC + 4$ STORE  $MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rs];PC \leftarrow PC + 4$ BEQ if (R[rs] == R[rt]) then PC <- PC + $sign_ext(Imm16)] \parallel 00$ else PC <- PC + 4

#### 1. The set of instructions:

Memory:

- instructions and data

Registers:

- capacity 32 words x 32 bits
- read rs, rt;
- write rd, rt.

Counter program (PC)


Signal extender circuit (Extender)

Add/Remove register (offset-ul) extended

Add 4 or Immediately extended to PC

# 2. The components of the execution unit:

- Combinatory elements
- Memory elements
- Sincronisation methodology



#### The general registers:


There are 32 registers biport (out)

The register is selected by:

- -RA (number ) specifies the general registry which is placed on busA
- -RB (number ) specifies the general registry which is placed on busB
- -RW (number ) specifies the general registry which is placed on busW
- -CLK in is effective only to the writing

## The ideal memory:

- Data In
- Data Out



- The word in the meomory is selected using the following steps:
- Address selects the word that will be forced on DataOut
- Write Enable = 1 is forced : the word from memory will be forced on DataOut.
- CLK In
- the CLK signal is used only on writing
- During the reading operations the comportament of the bloc is unitary

#### The sincronisation metodology (clocking)


All the memory elements are controlled by the same clock front

- the duration of the cycle equals  $\;CLK\;\text{-->}\;Q\;+\;Lo\;ngest\;delay\;+\;Setup\;Time\;+\;Clock\;Skew\;$
- CLK -> Q + shortest delay >Hold Time

## 3. The instructions read unit:

The RTL operations are:


- -read the instruction form mem[PC]
- -the actualization of the PC counter(PC->PC+4)



## 3. Add/ Substract

 $R[rd] \leftarrow R[rs] \text{ op } R[rt]$ 


- Ra. Rb si Rw
- ALUctr si RegWr: represent the control logic after the instruction decodification



# **Logical operations with Immediate:**

° R[rt] <- R[rs] op ZeroExt[imm16] ] 21 16 0 immediate op rs rt 6 bits 5 bits 5 bits 16 bits immediate 16 bits 16 bits Rd Rt RegDst Mux ALUctr RegWr busA Ra Rb busW Result 32 32-bit 32 Registers Clk imm16


# Load operations diagram




ALUSIC


# **Store operations:**

## Mem[ R[rs] + SignExt[imm16] <- R[rt] ] Example: sw rt, rs, imm16</p>





## **Branch operation:**



beq rs, rt, imm16

- mem[PC] reads the instruction from memory
- Egal  $\langle R[rs] = R[rt]$  Calculates the branch condition
- if(COND = 0) Calculates the next instruction address
- PC < PC + 4 + (ExtSemn(imm16) x4)
- else
- PC <- PC + 4

The execution unit for branch command: - generates equal

#### The semnifications of the command signals are the following:

- Rs, Rt and Imed16 are cabled in the Execution Unit
- $nPC\_sel: 0 \Rightarrow PC \leftarrow PC + 4; 1 \Rightarrow PC \leftarrow PC + 4 + ExtSemn(Imed16) \parallel 00$

The logic for each command signal is the following:

```
o nPC sel
               <= if (OP == BEQ) then EQUAL else 0
               <= if (OP == "000000") then "regB" else "immed"

    ALUsrc

               <= if (OP == "000000") then funct
elseif (OP == ORi) then "OR"
elseif (OP == BEQ) then "sub"


    ALUctr

                                                 funct
                   else "add"
               <= if (OP == ORi) then "zero" else "sign"

    ExtOp

                <= (OP == Store)
  MemWr
  MemtoReg <= (OP == Load)
  RegWr:
               <= if ((OP == Store) || (OP == BEQ)) then 0 else 1
 RegDst:
               <= if ((OP == Load) II (OP == ORi)) then 0 else 1
```

## The abstract representation of the MIPS processor:




#### The MIPS structure is characterized by the following elements:

- the instructions have a fixed length
- the source registers are positioned in the same fields
- "immediately" has the same dimension and positioning
- the operations are made with operands from the registers or from the registers field

The Execution Unit works inb a single cycle so CPI=1, and the duration of the cycle is very big.

#### Project of the command unit;



Summary of the command signals:


```
inst
          Register Transfer
                                                         PC <- PC + 4
ADD
          R[rd] \leftarrow R[rs] + R[rt]:
          ALUsrc = RegB, ALUctr = "add", RegDst = rd, RegWr, nPC_sel = "+4"
SUB
          R[rd] \leftarrow R[rs] - R[rt]:
                                                         PC <- PC+4
          ALUsrc = RegB, ALUctr = "sub", RegDst = rd, RegWr, nPC_sel = "+4"
ORi
          R[rt] \leftarrow R[rs] + zero_ext(Imm16);
                                                         PC <- PC+4
          ALUsrc = Im, Extop = "Z", ALUctr = "or", RegDst = rt, RegWr, nPC_sel = "+4"
LOAD
          R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)];
                                                         PC \leftarrow PC + 4
          ALUsre = Im, Extop = "Sn", ALUetr = "add",
          MemtoReg, RegDst = rt, RegWr,
                                                         nPC_sel = "+4"
STORE MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rs];
                                                         PC <- PC + 4
          ALUsre = Im, Extop = "Sn", ALUetr = "add", MemWr, nPC_sel = "+4"
BEQ
          if ( R[rs] == R[rt] ) then PC \leftarrow PC + sign_ext(Imm16)] || 00 else PC \leftarrow PC + 4
          nPC_sel = "Br", ALUctr = "sub"
```

# The command signal table (summary)

See func	10 0000	10 0010		We I	Don't Car	e:-)	
appendix A op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	SW	beq	jump
RegDst	1	1	0	0	x	x	X.
ALUSre	0	0	1	1	- 1	0	x
MemtoReg	0	0	0	1	X	X	X
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	- 1	0	0
nPCsel	0	0	0	0	0	1	0
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1.	x	x
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	XXX
31 26	21	1	16	11	6		0
R-type op	rs	rt	ı	d	shamt	func	t add
I-type op	rs	rt	$\top$	in	nmediate		ori,

# Concept of local decodification:


ор	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	R-type	ori	lw	sw	beq	jump
RegDst	1	0	0	x	х	х
ALUSre	0	1	1	1	-0	х
MemtoReg	0	0	1	x	X	х
RegWrite	1	1	1	0	0	0
MemWrite	0	0	0	1	0	0
Branch	0	0	0	0	1	0
Jump	0	0	0	0	0	1
ExtOp	x	0	1	1	x	x
ALUop <n:0></n:0>	"R-type"	Or	Add	Add	Subtract	XXX



# The decodification of "func":

op

R-type



		R-type	ori	lw	sw	beq	jump
ALUop (Sym	bolic)	"R-type"	Or	Add	Add	Subtract	xxx
ALUop«	2:0>	1 00	0.10	0.00	0.00	0.01	xxx
31	26	21	16	11		6	0

rt

rd

shamt

funct

funct<5:0>	Instruction Operation
10 0000	add
10 0010	subtract
10 0100	and
10 0101	or
10 1010	set-on-less-than

rs

# The logical equations for ALUctr<2> are the following:

	ALUop	,	func				
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	ALUctr<2>
0	x	1	х	x	x	Х.	1
1	x	x	(0)	0	1	0	1
1	x	x	1	0	1	0	1
		·	4	Th	is make	s func<3:	> a don't care

# The logical equations for ALUctr<1> are the following:


	ALUop			fur			
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0>	ALUctr<1>
0	0	(0)	x	x	x	x	1
0	x	(1)	x	x	x	x	1
1	X	X	(a)	0	(O)	0	1
1	x	x	0	0	1	0	1
1	x	x	$-\sqrt{1/}$	0	$\langle 1 \rangle$	0	1

The logical equations for ALUctr<0> are the following:

	ALUop			fur			
bit<2>	bit<1>	bit<0>	bit<3>	bit<2>	bit<1>	bit<0⊳	ALUctr<0>
()	1	X	Х	Х	X	Х	]
1	x	X	0	1	0	l	1
1	X	x	1	0	1	0	1

- ° ALUctr<0> = !ALUop<2> & ALUop<0>
  - + ALUop<2> & !func<3> & func<2> & !func<1> & func<0>
  - + ALUop<2> & func<3> & !func<2> & func<1> & !func<0>

#### The command bloc for the UAL is the following:





- \* ALUctr<2> = !ALUop<2> & ALUop<0> + ALUop<2> & !func<2> & func<1> & !func<0>
- \* ALUctr<1> = !ALUop<2> & !ALUop<0> + ALUop<2> & !func<2> & !func<0>
- ALUctr<0> = !ALUop<2> & ALUop<0>
  - + ALUop<2> & !func<3> & func<2> & !func<1> & func<0>
  - + ALUop<2> & func<3> & !func<2> & func<1> & !func<0>

Pasul 5 : Logica pentru fiecare semnal de comanda

- onPC\_sel <= if (OP == BEQ) then EQUAL else 0
- ALUsrc <= if (OP == "Rtype") then "regB" else "immed"</p>
- ALUctr <= if (OP == "Rtype") then funct elseif (OP == ORi) then "OR" elseif (OP == BEQ) then "sub" else "add"

# The logic for the main command:





## The main problems of the single clock cycle processor are the following:

-big work cycle

The work cycle must be big enough for the load instruction

CP clock->Q+

Memory of Instructions access time

General Registers access time(register file R) +

UAL delay(when calculating the address)+

Time to access the data memory+

Time to establish the general registers+

Clock errors.

-the duration of the cycle for the load instruction – is much bigger than that taken for the other instructions.

## The command general syntax is:

#### R-type

6	5	5	5	5	6
Op	Rs	Rt	Rd	Shamt	Func

Add

R[rd] < R[rs] + R[rt]

000000.yyyyy.yyyyy.yyyyy.xxxxx.100000

Sub

R[rd] < -R[rs] - R[rt]

000000.yyyyy.yyyyy.yyyyy.xxxxx.100010

#### I-type

Op Rs	Rt	Imm16
-------	----	-------

#### Ori

R[rt]<-R[rs]+zero\_ext(imm16) 001101.yyyyy.yyyyy.iiiiiiiiiiiiiiii

#### Load

R[rt]<-Mem[R[rs]+sign\_ext(imm16)] 10011.yyyyy.yyyy imm16

#### **Store**

Mem[R[rs]+sign\_ext(imm16)]<-R[rt]] 101011.yyyyy.yyyy imm16

## **Test program**

- We load into memory at address 4 the value  $(11)_{10}$ .
- The register 0 is not used in writing operations but it is used to maintain in it zero value.
- In the register 1 we keep  $(11)_{10}$  value.
- In the register 2 we load 1.
- We use register 3 as index register
- we load in register 4 the memory location referred by register 3
- we compare the values form registers 1 and 4 in case of equality the program ends else it continues with the next instruction
- -we increment register 3
- we make an unconditional loop to the memory load instruction
- 0) ori  $r0,r1,(11)_{10}$
- 1) ori r0,r2,  $(1)_{10}$
- 2) lw r4,r3 (0000)
- 3) beq  $r4,r1,(2)_{10}$
- 4) add r3,r2,r1
- 5) beq  $r0, r0, (-4)_{10}$

# **Bibliography**

CN Courses -Course 5 from the 2'nd semester

-Course 8 from the 1'st semester

On-line documentation: <a href="http://www.deeps.org">http://www.deeps.org</a>

http://www.csit-sun.pub.ro