


Manjish Adhikari KUID: 2870257






D. 1 211		
Present State	Next stale	D3 1D2 D1 D0.
93 92 91 96	Q3 + Q1 Q1 Q0°	6
0000	0001	0 0 0 0
0001	0010	65010
0010	0.011	0 0 111
0011	1000000	0 100
6100	0101	0 1 0 1
0 101	00000	0 1010
0 110	001111	0 1011
0 111	1000	1 0 0 0
1000	1001	
1001		
		1 0 1 6
1010	10 ()	1 0 1 1
10 110	0000	150 1 6 0
1100	11 01	1 1 0 1
1101	1(10	1 1 0
1110	1011111031	120011
1111	0000	0 0 0 0
	0 0	0 0 0



Scanned by CamScanner



```
VHPL Code:
Designing apflip Flop.
 library lett;
use lett. STO-LOGIC - 1164. ALL;
 entity aff is port (d, rst, clk: IN STP-LOGIC)
          9, 96: OUT STD_LOGIC);
 end, dff
  architecture Behavioral of def is
   begin
   process variable x: std-losic:= '0';
 begin wait on clk;
   if (c|k' event and c|k='1') then.

if rst = '1' then

n: ='0';
    else di
     end if;
     q < = x;

q b < = not x;

end process;

end Behavioral;
```

```
Counter:
 We IEEE: STD-LOGIC-1164.ALL;
  entity deounder is post (clk, rst: IN STD_LOGIC;
              9, 9 bar: INOUT STP_LOCK_UT CTOR (3
 end diounter;
architecture behavioral of decounter is
component off is
 part (d, rst, clk: IN STD-18G1C)

end component;
 signal 1, k, L, m : stp_logic;
begin

i < = not (q(0));

k < = q(0) \times cor q(1);

l < = (q(2) \text{ and } (not (q(1) \text{ or } not (q(0)));
       mc = ((not q(2)) and q(1) and q(0));

mc = (q(3)) and (not (q(2)) or not q(1))

or not q(0))) or ((not (q(3))
                  and '9(2) and 9(1) and 9(0)));
     a1: dff & port map (i, rst, clk, qlo),

qbar(0));

a2: dff port map (i, rst, clk, q(1),

qbar(1));

a3: dff port map (i, rst, clk, q(2),
                                      apan(2));
end behavioral; port map (1, 18t, clt, 9(3), 9 bas (3));
```

Scanned by CamScanner