

CMOS OPEN ENDED

4-BIT PARALLEL ADDER

TEAM - 02

NAME	USN
Manjunath Inamati	01FE21BEC356
Goutami Naragund	01FE21BEC177
Shrihari Joshi	01FE21BEC184

A. CMOS LOGIC :

1. 2 INPUT AND GATE

Figure 1. 2 Input AND Gate Schematic





Figure 2. 2 Input AND Gate Symbol



2. 3 INPUT OR GATE

Figure 3. 3 Input OR Gate Schematic





Figure 4. 3 Input OR Gate Symbol



3. 3 INPUT XOR GATE

Figure 5. 3 Input XOR Gate Schematic







Figure 6. 3 Input XOR Gate Symbol



4. FULL ADDER



5. 4 BIT PARALLEL ADDER




Figure 10. 4 Bit Parallel Adder Symbol




Figure 11. 4 Bit Parallel Adder Test Schematic





Figure 12. Output



B. PSEUDO NMOS LOGIC :

1. 2 INPUT AND GATE

Figure 13. 2 Input AND Gate Schematic





Figure 14. 2 Input AND Gate Symbol



2. 3 INPUT OR GATE

Figure 15. 3 Input OR Gate Schematic





Figure 16. 3 Input OR Gate Symbol



3. 3 INPUT XOR GATE

Figure 17. 3 Input XOR Gate Schematic





Figure 18. 3 Input XOR Gate Symbol



4. FULL ADDER

Figure 19. Full Adder Schematic





Figure 20. Full Adder Symbol



5. 4 BIT PARALLEL ADDER

Figure 21. 4 Bit Parallel Adder Schematic




Figure 22. 4 Bit Parallel Adder Symbol




Figure 33. 4 Bit Parallel Adder Test Schematic





Figure 24. Output



C. COMPARISION

		CMOS LOGIC	NMOS LOGIC
Rise Time	S0	<i>3.597 n s</i>	<i>3.547 n s</i>
	S1	<i>3.633 n s</i>	<i>3.613 n s</i>
	S2	<i>3.638 n s</i>	<i>3.569 n s</i>
	S3	<i>3.631 n s</i>	<i>3.574 n s</i>
	Cout	<i>3.563 n s</i>	<i>3.573 n s</i>
Fall Time	S0	<i>1.346 n s</i>	<i>2.156 n s</i>
	S1	<i>1.346 n s</i>	<i>2.148 n s</i>
	S2	<i>1.297 n s</i>	<i>2.157 n s</i>
	S3	<i>1.299 n s</i>	<i>2.145 n s</i>
	Cout	<i>1.121 n s</i>	<i>2.102 n s</i>
Power	S0	<i>818.7 m Watt</i>	<i>904.1 m Watt</i>
	S1	<i>805.8 m Watt</i>	<i>906 m Watt</i>
	S2	<i>861.7 m Watt</i>	<i>897.6 m Watt</i>
	S3	<i>844.7 m Watt</i>	<i>903 m Watt</i>
	Cout	<i>876 m Watt</i>	<i>970.9 m Watt</i>
Area	-	<i>NMOS - 116</i> <i>PMOS - 116</i>	<i>NMOS - 116</i> <i>PMOS - 52</i>

D. CONCLUSION

By observing the table, we can conclude that CMOS Logic outperforms Pseudo NMOS Logic regarding speed (rise and fall time) and power consumption. Therefore, CMOS Logic can be used in applications where there is a requirement for low power consumptions and faster while Pseudo NMOS Logic is preferable in scenarios where minimizing area is crucial, since the number of transistors used are comparatively less.