

SCOPE: A Stochastic Computing Engine for DRAM-based In-situ Accelerator

Shuangchen Li, Alvin Oliver Glova, Xing Hu, Peng Gu,
Dimin Niu*, Krishna T. Malladi*, Hongzhong Zheng*,
Bob Brennan*, and Yuan Xie



University of California, Santa Barbara

**Memory Solutions Lab, Samsung Semiconductor Inc.*



Executive Summary


Introducing **Stochastic Computing** to **In-DRAM Computing Architecture**:

- For solving slow multiplication (MUL),
- Leverage large capacity and bandwidth.

Three arithmetic techniques (H²D) to improve stochastic computing on such architecture.


Experiments shows **2.3x performance** improvement v.s. w/o stochastic computing.

DRAM in-situ Accelerator Rocks




DRAM-based In-situ Accelerator rocks:

- with computing engines at BL-level,
- tightly bound memory and computing.



DRAM in-situ Accelerator ~~Rocks~~ Challenges



Run Boolean logic operation in SERIAL.

For example:

$$R = S \cdot X + \tilde{S} \cdot Y$$

↓ NOR-only logic

$$\tilde{R} = \text{NOR}(\text{NOR}(\tilde{S}, \tilde{X}), \text{NOR}(S, \tilde{Y}))$$

Step-1: $\tilde{X} = \text{NOR}(0, X)$

Step-2: $\tilde{Y} = \text{NOR}(0, Y)$

Step-3: $\tilde{S} = \text{NOR}(0, S)$

Step-4: $\text{tmp1} = \text{NOR}(\tilde{S}, \tilde{X})$

Step-5: $\text{tmp2} = \text{NOR}(S, \tilde{Y})$


Step-6: $\tilde{R} = \text{NOR}(\text{tmp1}, \text{tmp2})$

Step-7: $R = \text{NOR}(0, \tilde{R})$

X
Y
S
\tilde{X}
\tilde{Y}
\tilde{S}
$\tilde{(\tilde{X} + \tilde{S})}$
$\tilde{(\tilde{Y} + S)}$
\tilde{R}
R



DRAM in-situ Accelerator ~~Rocks~~ Challenges



Run Boolean logic operation in SERIAL.

For DRAM-Acc's Big Challenge:


- Very Slow Multiplications!**



NOR-only logic

$\tilde{R} =$

Step




The Opportunity: Stochastic Computing

- Stochastic Computing (SC):
 - A different data representation and arithmetic (like INT vs. FP)
 - Bitstream representation: value = possibility of appearance of “1”

$$X \text{ (Binary)} \rightarrow \{x_i\} \text{ (Stoch.)}, X = P(x_i = 1)$$

$$X = \frac{3}{6} \text{ (Binary)} \rightarrow \{x_i\} = \{0, 1, 0, 1, 1, 0\} \text{ (Stoch.)}$$

#“1”s = 3
#bits = 6



$$Y = \frac{2}{6} \text{ (Binary)} \rightarrow \{y_i\} = \{0, 0, 1, 1, 0, 0\} \text{ (Stoch.)}$$

#“1”s = 2
#bits = 6



The Opportunity: Stochastic Computing

- Stochastic Computing (SC):
 - A different data representation and arithmetic (like INT vs. FP)
 - Bitstream representation: value = possibility of appearance of “1”

$$X \text{ (Binary)} \rightarrow \{x_i\} \text{ (Stoch.)}, \quad X = P(x_i = 1)$$

$$X \cdot Y = P(x_i = 1) \cdot P(y_i = 1) = P(x_i = 1 \ \& \ y_i = 1)$$

$$X = \frac{3}{6} \text{ (Binary)} \rightarrow \{x_i\} = \{0, 1, 0, 1, 1, 0\} \text{ (Stoch.)}$$

Binary \rightarrow Long SC bitstream

$$Y = \frac{2}{6} \text{ (Binary)} \rightarrow \{y_i\} = \{0, 0, 1, 1, 0, 0\} \text{ (Stoch.)}$$

MUL \rightarrow Simple bitwise AND!

$$X \cdot Y = \frac{1}{6} \text{ (Binary)} \rightarrow \{x_i \& y_i\} = \{0, 0, 0, 1, 0, 0\} \text{ (Stoch.)}$$

But not a Free Lunch...



The Good:

- MUL \rightarrow AND, reducing MUL latency by 47x.





The Bad:

- Hurt throughput & energy efficiency
- Exp-long bitstream (8 \rightarrow 256), **intensive BW and Capacity demands**
- Stoc-and-Binary **conversion overhead**



The Ugly:

- Numerical **precision loss**
- **Unreproducible error**, no debug



Key Idea: Combining DRAM-Acc with SC


**Stochastic
Computing**

**DRAM-based
In-situ Acc.**

MUL \rightarrow AND



~~Suffer from Slow MUL~~



Key Idea: Combining DRAM-Acc with SC

**Stochastic
Computing**

**DRAM-based
In-situ Acc.**

MUL \rightarrow AND

Mem Cap/BW Intensive

Suffer from Slow MUL

BIN(5) = 0000 0101


SC(5) = 0000 0010 0000 0010
0000 0000 0000 0000 0000
0000 0000 0001 0000 0000
0000 0000 0000 0000 0100
0000 0000 1000 0000 0000

Key Idea: Combining DRAM-Acc with SC

**Stochastic
Computing**

**DRAM-based
In-situ Acc.**

MUL \rightarrow AND



**H²D
Arithmetic
In-DRAM
comp.**

~~Mem Cap/BW Intensive~~
~~Precision loss~~

~~Suffer from Slow MUL~~


Related Work

- BL-level in memory computing architecture is hot.
 - AMBIT[MICRO'17], DIRSA[MICRO'17], Compute Caches[HPCA'17]...
- Stochastic computing is well study since 1960s.
 - Showing promising results on DNN workloads
 - J. Dickson[ICNN'93], K.Kim[DAC'16], DSCNN[ASPLOS'16], DPS[DAC'18], S.K. Khatamifard[CAL'18]...

This is the first work combines them together.


Putting together, they synergistically reinforce the strengths and address the weaknesses of each other.

Overview of the Architecture




- Building upon BL-level in-DRAM computing architecture.
- Adding Stochastic number generator (SNG) and popcount (PC), and Improving controller and BL logic design

Can we do better: Introducing H²D Arithmetic



- ☹️ Exp-long bitstream.
- ☹️ SNG overhead.
- ☹️ Precision loss.
- ☹️ Unreproducible error.



H²D Arithmetic-1: Hierarchical Representation

- Observation:
 - trick for $O(2^n)$, change 2^n to $(2^{n/2} + 2^{n/2})$.
- Converting MSB-part and LSB-part separately!
- Example:



~~Exp-long bitstream.~~



SNG overhead.



Precision loss.




Unreproducible error.

Binary: $[1, 0, 0, 1]$ \rightarrow $[1, 1, 1, 0, 1, 0, 1, 0, 1, 1, 0, 1, 0, 1, 0, 1]$
 (n width) SC bitstream ($2^n - 1$ width)

[MSBs, LSBs]
 Binary: $[1, 0, 0, 1]$
 $\downarrow \quad \downarrow$
 $[1, 0, 1], [0, 1, 0]$
 SC bitstream: $((2^{n/2} - 1) * 2 \text{ width})$

H²D Arithmetic-2: Hybrid Binary-Stochastic






- Observation:
 - Unnecessarily redundant representation,
 - DRISA is fast at 2-bit MUL.
- Encoding part of SC as BIN, hybrid SC-BIN!



SC sub-stream:

[1,1,1,0,1,0,1,0,1,0,0,0,0,0,1] 2^n-1 width






Count #-of-'1' in each sub-stream:






 [3, 1, 2, 0, 1]

Hybrid-SC:


> intra sub-stream is BIN

> whole stream is still SC






 [11, 01, 10, 00, 01] $(2^n-1)/3*2$ width

H²D Arithmetic-3: Deterministic SNG

- Observation:
 - Randomness is used to ensure low correlation,
 - We only do one OP in SC domain anyway,
 - “Real” random bitstream is unnecessary.
- LUT-based Stochastic Number Generator:




Operand X (5/16): $[\overbrace{0, 0, 0, 0, 0, 0}^{\text{offset}}, \overbrace{1, 1, 1, 1, 1}^{\text{"1"s}}, \overbrace{0, 0, 0, 0}^{\text{"0"s}}]$


Operand Y (5/16): $[\underbrace{1, 0, 0, 1, 0, 0}_{\text{periodically}}, 1, 0, 0, 1, 0, 0, 1, 0, 0]$

H²D Arithmetic: Putting Them Together


	DRISA ^a	SCOPE			
		vanilla	hier	hybrid	H ² D
MUL latency ^b	143	3	17	4	21
Peak TOPs ^c	1.65	1.36	5.98	1.55	7.08
Area (mm ²)	258.2	259.42	258.2	273.38	
Peak GOPs/Area	6.39	5.24	23.16	5.67	25.90



- H²D further increases the throughput by 6x.
- H²D improves precision by 60%.



Experiments: A Case Study on DNN



- SCOPE w/ H²D: 2.3x than DRISA, 11.6x than w/o H²D

More In the Paper

- Architecture design detail.
 - H2D design detail.
 - DNN case study detail.
 - More experiments.
-
- Come to our poster!

Summary

Stochastic Computing + In-DRAM Computing Architecture:

- Synergistically reinforce the strengths and address the weaknesses of each other.

Three arithmetic techniques (H²D) to further improve performance, and solve precision problems.

In-situ Acc.

Thanks! Questions



SCOPE: A Stochastic Computing Engine for DRAM-based In-situ Accelerator

Shuangchen Li, Alvin Oliver Glova, Xing Hu, Peng Gu,
Dimin Niu*, Krishna T. Malladi*, Hongzhong Zheng*,
Bob Brennan*, and Yuan Xie



University of California, Santa Barbara

**Memory Solutions Lab, Samsung Semiconductor Inc.*

