"VLSI"

6.896 4.7-2004 215.1 Bradley C Kuszman

Now we omitch sears + talk about the physical design of circuits. Circuits take area on a chip, or volume in a computer. The yout is to descending circuits, We can analyse circuits for their area just like for their time.

VLSI chrents are drown with rectoris

Sidebar: Rections Color Coole

(RED) //// C

A

NOTE F

(BREW)

POLITY

YELLOW (WOTE)

I use MAGIC coless)

When you cross great not you set a transistor.

There restands:

A self-mill

B - greate be but seed

C - great be but seed

Mehl Oxide Semiconlutur Field Effect Tomsister

This is on N. FET because it use N-diffusion

7 3 Regions:

A - all red area

B: grean and above red

C = green below vel

In schemetre this is

A Car

6.896 4-7-04 IS2

N-FET behavior; (A switch)

closed

Świtch swifin

A=0 A=1 Strony 1

But the made N- FET is only good at trus mitting O'S.

P-FET

Okn

(.dd to sile 6w

P-diffusion BROWN (MOIC) GREEN (WOTE)

BROWN P-DIFF

P-FET Opporte between

> And sopen A-O => closed, noses 1's well A-1 => gra

Buble Means P. FET " " marking loud"


N-FET

A=O open

A=OL = closed, pesses O's well

No -6-166 = NFET "active high"

VLSI is a chob sarbutich



Bottom lige: substate

next diff-sin + poly

not metal (61me)

heat motified (myle)

[add to side bir]

[ell to ref.

Old Drys:


Tor a liger of metal


flet wide wine,

Now:

20 light of neld

tall thin wins






(For EE'S)

implications: in old days conserting coupling mostly between wire of substack. C = O(Area of rectangle)

Now: most end caplis is between adjustent wirs. C = O(Perineter of rectorgle)

Lots of crastalk.

6.896 4.7.04 15.4



Build a 5-D were of conductor as a rem
Ansks: We'll stree to 90° ansks Modern technologies include 45° - other ensks.
OVER a Constat fector for molysis:

Design Rules:

Minimum line with (to anad opa circuit)

Minimum I TITE LUTT

L to avail short circuit.

Con be combined to 'contento-actor specton"


Con drew the lites on a good, + contra all 1960.

6.896 4.7-04 15.5


A Mos Inverte:


Schenetic: A = A B = A


How it works



The P-FED one used to pass 1's, the NFETS to pass O's.








B = A

WRONG NET and 1.5 a


must use two needs




Q: Why walk you want arrecter?

A: Tremet long durknes, a met these a poor 1 + mesters of to a soul 1.

6.896 4.7-04 15.7





Exercise: Design + Drw a 2-mot Not got

6.896 15.8 4.7-04

Side - Trip: De Morsois Low

Let A be a circut comprising invertes and, or, inputs, extends

Let A be the circuit with all ANDS ration is cors, + all

ORS rational is INDS.

The if we all inetes to the inplient of A [De Magais Low]

Proof: By induction on circuit size.

Bese caps

Inductive step:

A:

By cold by

By cold and

The court and

The cou


6.896 4.7-04 BB

A bisser exemple: F = A-B+C-D

Need: apoll to 0 iff Fis file apoll to 1 iff Fis true

The N-side (pote to 0)

N-fets creck put us A.B+C.D is fulle,




the P-sile: poh to 1 it

A.O + c.p is tre.

Poten mule of P-FETS, so all injuts must be inverted to must be putets switch on. Use Domingin

$$\overline{A \cdot B + C \cdot P} = (\overline{A} + \overline{B}) \cdot (\overline{C} + \overline{D})$$



Exercise: Design Etrotrol-Leapl correct for F= (A+B+C).D