6.896 2/25/04 L7.1

Retiming


Recall Systolic Conversion Theorem: 6 can be retimed to be systolic it no neg-wit cycles in G-1

Ex. Priority queue

• Insert (x)

- · Extract-Min returns and deletes min elem.

Semisystolic design



Insert(x)

- Host broadcasts x
- Each processor i

If x > ac, do nothing

If x = ai, send ai right

if no value received from left then replace as with x

else replace a with left value

Extract-Min

- -Host broadcasts "shift left" -Each processor shifts its value left, accepts and stores value from right.


I dock tick per operation.

26-1 has no neg-wt cycles. 2.26 can be retimed to be systolic

Design methodology

1. Build systolic circuit 6 to solve part of problem,


2. Augment G with global comb logic
following breadth first spanning tree of
the undirected version of G, either toward
or away from host, forming G.



3. Theorem 26'-1 contains no neg-ut cycles => retime 26' to be systolic. Note:26' has same topology as 6.

Proof. Consider cycle in 26'-1. Each 0-wt edge in 6' takes path 1 step further from host according to breadth first distance. Each >1-wt edge takes path <1 step closer. Thus, at most 1'z edges in cycle have-1 wt in 26'-1, and rest have =1 wt. &


Ex. Priority queue with search



Broadcast + accumulate
-no const slowdown
can be refined to
make exstalic
-must either broadcast
or accumulate, not
both for const. slowdown


6.896 2/25/04 L7.3

Recall palindrome recognizer:



26 can be retimed to make systolic.

But, can achieve almost the same with no slowdown:



Clock period = longest path of comb. rippling.

Theorem: Retime to achieve clock period of c iff G-1/c has no neg-wt cycles.

Proof Homework &


Gaussian Elimination (revisited)

Qis = Qis - Qik Qks

Qui (k-1)

Qis Qui (k-1)


6,896 2/25/04 L7.4



$$\begin{bmatrix} a_{32} & a_{33} & a_{71} & b_{3} \end{bmatrix}$$

$$\begin{bmatrix} a_{12} & a_{13} & a_{11} & b_{11} \end{bmatrix}$$

Retime 36



Resetting

Set all state to predefined values in 1 clocktick.


Idea 1: Broadcost, slowdown, retime Problem: Can't use an circuits such as palindrome recognizer.

Idea Z: Sup. ?dlatches/from host to latch x.s.
Then, after reset, x's values are fixed
for d steps.

(Host) -> 1] -> 1] -> 1]


Thus, reset of x at time to can be delayed up to d time steps. Then, reset to value x should have at time totd.

Bug!



Latch 3 doesn't get reset till time tot 3, but old Values still output


Idea 3: Propagate wavefront of resets along graph edges (WLOG, each edge weight 0 or 1):



Create shortest-path tree from host in this graph.

Reset latches at level d to value at time total.

Reset wavefront.



Bug! Back contamination.

Fix: Atto+d+1, edges from level d+1 to level dare altered to act as if reset at time to+d.

Note: Reset edges do not affect systolic conversion.

Application Palindrome recognizer with reset.