MANKALA CHARAN

VLSI PHYSICAL DESIGN ENGINEER

Hyderabad, Telangana, India | mankala31072004@gmail.com | +91 9989944711
LinkedIn: https://linkedin.com/in/Mankalacharan/ | GitHub: https://github.com/mankalacharan

TRAINING: VLSI Physical Design Trainee, Sumedha Institute of Technology, Hyderabad (2026-Present)

EDUCATION: B.Tech ECE, Chandigarh University (2022-2026), CGPA: 7.0/10

PROJECTS: CVA6 RISC-V (28nm Genus & Innovus) | AES Core Timing Closure | Half-Cycle Timing Test Case