
# Router 1X3 Design

# **Table of Contents**

Router-FIFO:	2
Block diagram:	2
Functionality:	2
RTL:	3
Test Bench:	5
Wave form:	7
RTL View:	7
Router-Synchronizer:	8
Block diagram:	8
Functionality:	8
RTL:	9
Test Bench:	11
Wave form:	12
RTL View:	13
Router-FSM:	14
Block diagram:	14
Functionality:	14
RTL:	16
Test Bench:	19
Wave form:	21
RTL View:	22
Router-Register:	23
Block diagram:	23
Functionality:	23
RTL:	24
Test Bench:	26
Wave form:	29
RTL View:	29
Router-Top:	30
Block diagram:	30
Functionality:	31
RTL:	35
Test Bench:	36
Wave form:	39
RTL View:	41

# **Router-FIFO:** Block diagram:



## **Functionality:**

There are 3 FIFOs used in the router design. Each FIFO is of 9 bits width and of 16 locations as depth. The FIFO works on the system clock and is reset with a synchronous active low reset. The FIFO is also internally reset by an internal reset signal **soft\_reset** is an active high signal which is generated by the SYNCHRONIZER block during the time out state of the ROUTER.

If **resetn** is low then full =0, empty =1 and data\_out =0.

The FIFO memory size is 16X 9. The extra bit in the data width is appended in order to detect the header byte. The **lfd\_state** detects the header byte of a packet. The 9<sup>th</sup> bit is 1 for header byte and 0 for remaining bytes.

# Write Operation:

- > Signal data\_in is sampled at the rising edge of the clock when write\_enb is high.
- Write operation only takes place when FIFO is not full in order to avoid over\_run condition.

# Read operation:

- The data is read from **data\_out** at rising edge of the clock, when **read\_enb** is high.
- Read operation only takes place when FIFO is not empty in order to avoid under\_run condition.
- During the read operation when a header byte is read, an internal counter is loaded with the payload length of the packet plus "1" (Parity byte) and starts decrementing every clock cycle till it reaches 0. The counter holds 0 till it is reloaded back with a new packet payload length.

- During the time out state, full = 0, empty = 1.
- data\_out is driven to HIGH impedance state under 2 scenarios :
  - When the FIFO memory is read completely (Header+Payload+Parity).
  - Under the time out state of the ROUTER.

full - FIFO status which indicates that all the locations inside FIFO have been written.

empty – FIFO status which indicates that all the locations of FIFO have been read and made empty.

Read and Write operation can be done simultaneously.


#### RTL:

```
module router fifo(clk,resetn,soft rst,datain,dout,we,re,empty,full,lfd state);
input clk,resetn,soft rst,we,re,lfd state;
input [7:0] datain;
output reg [7:0] dout;
output reg full,empty;
reg [3:0] rd pter,wr pter;
reg[4:0] counter;
reg [5:0] payload_len;
reg temp;
integer i;
reg [8:0] mem [15:0];
//lfd state
always@ (posedge clk)
begin
    if(!resetn)
        temp <= 1'b0;
    else
        temp<=lfd_state;</pre>
    end
//full and empty logic
always @ (counter)
begin
    empty = (counter==0);
    full = (counter = 16);
end
//counter logic
 always @ (posedge clk)
begin
     if(!resetn)
          counter <=0;
     else if ((!full && we) && (!empty && re))
          counter <= counter;</pre>
     else if (!full && we)
          counter <= counter+1;</pre>
     else if (!empty && re)
```

```
counter <= counter-1;
    else
         counter <= counter;</pre>
end
//FIFO READ logic
always @ (posedge clk)
begin
    if(!resetn)
         dout <= 0;
    else if (soft rst)
         dout <= 'bz;</pre>
    else
    begin
         if(re && !empty)
             dout <= mem[rd pter];</pre>
         else if (payload len==0)
             dout <= 'bz;</pre>
         else
             dout <= dout;
    end
end
//Fifo write logic
always @ (posedge clk)
begin
    if (!resetn || soft rst)
    begin
         for (i=0;i<16;i=i+1)</pre>
         mem[i] \le 0;
    end
    else if (we && !full)
    begin
         mem[wr pter] <= {lfd state,datain};</pre>
    end
    else
         mem[wr pter] <= mem[wr pter];</pre>
end
//payload len logic
always@(posedge clk)
begin
    if(!resetn || soft rst)
         payload len <= 0;
    if(re && !empty)
    begin
         if(mem[rd pter[3:0]][8])
             payload len<=mem[rd pter[3:0]][7:2]+1'b1;</pre>
         else if(payload len!=0)
             payload len<=payload len-1'b1;</pre>
    end
end
```


```
//pointer logic
 always @ (posedge clk)
 begin
     if (!resetn)
     begin
          wr_pter <= 0;
          rd pter <= 0;
     end
     else
     begin
     if (!full && we)
         wr pter <= wr pter +1;
     else
         wr_pter <= wr_pter;
     if (!empty && re)
         rd pter <= rd pter +1;
     else
          rd pter <= rd pter;
     end
 end
 endmodule
 Test Bench:
module router fifo tb();
reg clk, rst, soft rst, we, re, ifd state;
reg [7:0] din;
wire [7:0] dout;
wire full, empty;
integer 1;
router fifo dut(clk,rst,soft rst,din,dout,we,re,empty,full,ifd state);
initial
begin
    clk = 1'b0;
    forever
    #5 clk = \simclk;
end
task initialize();
begin
    we=1'b0;
    re=1'b0;
    soft_rst=0;
end
endtask
task reset();
begin
    rst = 1'b0;
    @ (negedge clk)
    rst = 1'b1;
end
endtask
                                       5
```

```
task delay;
begin
    #10;
end
endtask
task write;
reg[7:0] payload data, parity, header;
reg[5:0] payload len;
reg[1:0] addr;
integer k;
begin
    @ (negedge clk);
    payload len =6'd14;
    addr=2'b01;
    header= {payload len,addr};
    din= header;
    ifd state=1'b1;
    we=1;
    for(k=0;k<payload len;k=k+1)</pre>
        begin
        @ (negedge clk);
        ifd state =0;
        payload data = {$random} %256;
        din = payload_data;
         end
    //@(negedge clk);
    //soft rst =1;
    //@(negedge clk);
    //soft rst = 0;
    @(negedge clk);
    parity={$random}%256;
    din=parity;
    end
endtask
initial
begin
    reset;
    initialize;
    delay;
    write;
    delay;
    initialize;
    delay;
    re=1'b1;
    #200;
    $finish;
end
initial
    $monitor("din =%b, we =%b, re =%b, dout =%b", din, we, re, dout);
endmodule
```



# **Router-Synchronizer:**

# Block diagram:



# **Functionality:**

This module provides synchronization between router FSM and router FIFO modules. It provides faithful communication between the single input port and three output ports.

- detect\_add and data\_in signals are used to select a FIFO till a packet routing is over for the selected FIFO.
- ➤ Signal fifo\_full signal is asserted based on full status of FIFO\_0 or FIFO\_1 or FIFO\_2.
- ➤ If data\_in = 2'b00 then fifo\_full = full\_0
- ➤ If data\_in = 2'b01 then fifo\_full = full\_1
- ➤ If data\_in = 2'b10 then fifo\_full = full\_2 else fifo\_full = 0
- ➤ The signal vld\_out\_x signal is generated based on empty status of the FIFO as shown below
  - vld\_out\_0 = ~empty\_0
  - vld\_out\_1 = ~empty\_1
  - vld\_out\_2 = ~empty\_2
- The write\_enb\_reg signal is used to generate write\_enb signal for the write operation of the selected FIFO.
- There are 3 internal reset signals (soft\_reset\_0,soft\_reset\_1,soft\_reset\_2) for each of the FIFO respectively. The respective internal reset signals goes high if read\_enb\_X (read\_enb\_0, read\_enb\_1 or read\_enb\_2) is not asserted within 30 clock cycles of the vld\_out\_X (vld\_out\_0, vld\_out\_1 or vld\_out\_2) being asserted respectively.

```
RTL:
```


```
module router sync(clk, resetn, detect add, we req, re 0, re 1,
                     re 2,empty 0,empty 1,empty 2,full 0,
                     full 1, full 2, datain,
                     v out 0,v out 1,v out 2,we,fifo full,
                     soft rst 0, soft rst 1, soft rst 2);
input clk,resetn,detect add,we reg,re 0,re 1,re 2;
input empty 0,empty 1,empty 2,full 0,full 1,full 2;
input [1:0]datain;
output wire v out 0, v out 1, v out 2;
output reg [2:0]we;
output reg fifo full, soft rst 0, soft rst 1, soft rst 2;
req [1:0] temp;
reg [4:0]count0,count1,count2;
//sendataing datain to temp once address ditected
always@(posedge clk)
begin
    if(!resetn)
        temp \leq 2'd0;
    else if(detect add)
        temp<=datain;
    end
//write enable
always@(*)
begin
    if (we reg)
    begin
        case (temp)
             2'b00: we=3'b001;
             2'b01: we=3'b010;
             2'b10: we=3'b100;
             default: we=3'b000;
        endcase
    end
    else
        we = 3'b0000;
end
//for fifo full
always@(*)
begin
    case(temp)
        2'b00: fifo full=full 0;
        2'b01: fifo full=full 1;
        2'b10: fifo full=full 2;
        default fifo full=0;
    endcase
end
```


```
//valid out
assign v out 0 = !empty 0;
assign v out 1 = !empty 1;
assign v_out_2 = !empty 2;
//soft reset counter
always@(posedge clk)
begin
    if(!resetn)
         count0 \le 5'b0;
    else if(!empty 0)
    begin
         if(!re 0)
         begin
             if (count0==5'b11110)
             begin
                  soft_rst_0<=1'b1;</pre>
                  count0 \le 5'b0;
             end
             else
             begin
                  count0<=count0+1'b1;
                  soft rst 0 \le 1'b0;
             end
         end
         else
             count0 \le 5'd0;
    end
    else
         count0 \le 5'd0;
end
always@(posedge clk)
begin
    if(!resetn)
         count1<=5'b0;
    else if(!empty 1)
    begin
         if(!re 1)
         begin
             if (count1==5'b11110)
             begin
                  soft rst_1<=1'b1;</pre>
                  count1<=5'b0;
             end
             else
             begin
                  count1<=count1+1'b1;</pre>
                  soft rst 1<=1'b0;
             end
         end
         else
             count1 <= 5'd0;
    end
    else
         count1<=5'd0;
end
                                         10
```

```
always@(posedge clk)
begin
    if(!resetn)
         count2<=5'b0;
    else if(!empty 2)
    begin
         if(!re 2)
         begin
             if (count2==5'b11110)
             begin
                  soft rst 2<=1'b1;
                  count2<=5'b0;
             end
             else
             begin
                  count2<=count2+1'b1;
                  soft rst 2 \le 1'b0;
             end
         end
         else
             count2 \le 5'd0;
    end
    else
         count2 \le 5'd0;
end
endmodule
Test Bench:
module router_sync_tb();
reg clk, rst, d_addr,we_reg,re_0, re_1, re_2, empty_0;
reg empty 1, empty 2, full 0, full 1, full 2;
reg [1:0]din;
wire [2:0] write enb;
wire v_out_0, v_out_1, v_out_2,fifo_full, soft_rst_0;
wire soft rst 1, soft rst 2;
router sync dut(clk,rst,d addr,we reg,re 0,re 1,re 2,empty 0,empty 1,
                empty_2,full_0,full_1,full_2,din, v_out_0,v_out_1,v_out_2,
                we, fifo full, soft rst 0, soft rst 1, soft rst 2);
initial
begin
clk = 1;
forever
#5 clk=~clk;
end
task reset;
begin
    rst=1'b0;
    #10;
    rst=1'b1;
end
endtask
                                        11
```

```
task stimulus();
begin
    d addr=1'b1;
    din=2'b10;
    re 0=1'b0;
    re 1=1'b0;
    re 2=1'b0;
    we reg=1'b1;
    full 0=1'b0;
    full 1=1'b0;
    full 2=1'b1;
    empty_0=1'b1;
    empty_1=1'b1;
    empty_2=1'b0;
end
endtask
initial
begin
    reset;
    #5;
    stimulus;
    #1000;
    $finish;
end
endmodule
```

### Wave form:






# **Router-FSM:**

# Block diagram:



## **Functionality:**

The FSM module is the controller circuit for the ROUTER. This module generates all the control signals when a new packet is received by the ROUTER. These control signals are used by other design components in order to transfer the packet to the output port.



#### STATE - DECODE\_ADDRESS

- > This is the initial reset state.
- Signal detect\_add is asserted in this state which is used to detect an incoming packet.
  It is also used to latch the first byte as a header byte.

#### STATE - LOAD\_FIRST\_DATA

- Signal Ifd\_state is asserted in this state which is used to load the first data byte to the FIFO.
- Signal busy is also asserted in this state so that header byte that is already latched doesn't update to a new value for the current packet.
- This state is changed to **LOAD\_DATA** state unconditionally in the next clock cycle.

#### STATE - LOAD\_DATA

- In this state the signal ld\_state is asserted which is used to load the payload data to the FIFO.
- Signal busy is deasserted in this state, so that ROUTER can receive new data from input source every clock cycle.
- Signal write\_enb\_reg is asserted in this state in order to write the Packet information(Header+Payload+Parity)to the selected FIFO.
- This state transits to LOAD\_PARITY state when pkt\_valid goes low and to FIFO\_FULL\_STATE when FIFO is full.

#### STATE - LOAD\_PARITY

- In this state the last byte is latched which is the parity byte.
- ➤ It goes unconditionally to the state CHECK\_PARITY\_ERROR...
- ➤ Signal busy is asserted so that ROUTER doesn't accepts any new data.
- > write\_enb\_reg is made high for latching the parity byte to FIFO.

#### STATE - FIFO\_FULL\_STATE

- **busy** signal is made high and write\_enb\_reg signal is made low.
- > Signal full\_state is asserted which detects the FIFO full state.

#### STATE - LOAD\_AFTER\_FULL

- In this state laf\_state signal is asserted which is used to latch the data after FIFO\_FULL\_STATE.
- Signal busy & write\_enb\_reg is asserted.
- It checks for parity\_done signal and if it is high ,shows that LOAD\_PARITY state has been detected and it goes to the state DECODE\_ADDRESS.
- If low\_pkt\_valid is high it goes to LOAD\_PARITY state otherwise it goes back to the LOAD\_DATA state.

#### STATE - WAIT\_TILL\_EMPTY

busy signal is made high and write\_enb\_reg signal is made low.

#### STATE - CHECK\_PARITY\_ERROR

- In this state rst\_int\_reg signal is generated, which is used to reset low\_pkt\_valid signal.
- This state changes to DECODE\_ADDRESS when FIFO is not full and to FIFO\_FULL\_STATE when FIFO is full.
- busy is asserted in this state.

P.S: The Soft-reset signals should be used in the FSM in such a way that the current state should change back to "DECODE\_ADDRESS" state only for the timeout situation of the current transmitted packet.

#### RTL:

```
module router fsm(clk,resetn,pkt valid,parity done,datain,soft rst 0,
                    soft rst 1, soft rst 2, fifo full, low pkt valid,
                    fifo_empty_0,fifo_empty_1,fifo_empty_2,
                    detect add, ld state, laf state, full state,
                    we req,rst int req,lfd state,busy);
parameter
decode address
                    =3'b000,
load_firesetn_data =3'b001,
                    =3'b010,
load data
fifo full state
                    =3'b011,
load after full
                    =3'b100,
                    =3'b101,
load parity
check_parity_error =3'b110,
wait till empty
                    =3'b111;
input clk,resetn,pkt valid,parity done,soft rst 0,soft rst 1,soft rst 2;
input fifo full, low pkt valid, fifo empty 0, fifo empty 1, fifo empty 2;
input [1:0] datain;
output detect add, ld state, laf state, full state, we req, rst int req, lfd state, busy;
reg[3:0] present state, next state;
reg [1:0]addr;
always @ (posedge clk)
begin
    if(!resetn)
        addr <= 1'b0;
    else
        addr<=datain;
end
always@(posedge clk)
begin
     if(!resetn)
         present state<=decode address;</pre>
     else if (((soft rst 0) && (addr==2'b00)) ||
                ((soft_rst_1) && (addr==2'b01)) ||
                ((soft rst 2) && (addr==2'b10)))
```

```
present state<=decode address;</pre>
    else
        present_state<=next_state;</pre>
end
always@(*)
begin
    case (present state)
        decode address:
        begin
            if((pkt valid & (datain == 2'b00) & fifo empty 0) |
                (pkt valid & (datain == 2'b01) & fifo empty 1) |
                (pkt valid & (datain == 2'b10) & fifo empty 2) )
                next state =load_firesetn_data;
            else if ((pkt valid & (datain == 2'b00) & !fifo empty 0) |
                      (pkt valid & (datain == 2'b01) & !fifo_empty_0) |
                      (pkt_valid & (datain == 2'b10) & !fifo_empty_0) )
                next state =wait till empty;
            else
                next state = decode address;
        end
        load firesetn data:
        begin
            next state =load data;
        end
        load data:
        begin
            if(!fifo full && !pkt valid)
                next state = load_parity;
            else if (fifo full)
                next state =fifo full state;
            else
                next state = load data;
        end
        load parity:
        begin
            next state = check parity error;
        end
        fifo full state:
        begin
            if (!fifo full)
                 next state = load after full;
            else
                next state = fifo full state;
        end
        load_after_full:
        begin
            if (!parity done && !low pkt valid)
                next state = load data;
            else if (!parity done && low pkt valid)
                 next state = load parity;
            else
            begin
```

```
if(parity done==1'b1)
                      next state=decode address;
                 else
                      next state=load after full;
             end
         end
         wait till empty:
         begin
             if ((fifo empty 0 && (addr == 2'b00)) ||
                   (fifo empty 0 && (addr == 2'b01)) ||
                   (fifo_empty_0 && (addr == 2'b10)))
                 next state = load firesetn data;
             else
                 next state = wait till empty;
        end
         check parity error:
        begin
             if (!fifo full)
                 next state = decode address;
             else if(fifo full)
                 next state = fifo full state;
             else
                 next state = check parity error;
         end
         default:
             next state =decode address;
    endcase
end
assign busy=((present state==load firesetn data)||(present state==load parity)||
           (present state==fifo full state) | | (present state==load after full) | |
           (present state==wait till empty) | | (present state==check parity error))?1:0;
assign detect add=((present state==decode address))?1:0;
assign lfd state=((present state==load firesetn data))?1:0;
assign ld state=((present state==load data))?1:0;
assign we reg=((present state==load data)||(present state==load after full)||
               (present state==load parity))?1:0;
assign full state=((present state==fifo full state))?1:0;
assign laf state=((present state==load after full))?1:0;
assign rst int req=((present state==check parity error))?1:0;
endmodule
```


#### **Test Bench:**

```
module router fsm tb();
reg clk, rst, pkt valid, parity done, soft rst 0, soft rst 1;
reg soft rst 2, fifo full, low pkt valid, fifo empty 0;
reg fifo empty 1, fifo empty 2;
reg [1:0] din;
wire busy,d addr,ld state,laf state,full state;
wire we reg,rst int reg,lfd state;
router fsm DUT(clk,rst,pkt valid,parity done,din,soft rst 0,
                 soft rst 1, soft rst 2, fifo full, low pkt valid,
                 fifo empty 0, fifo empty 1, fifo empty 2,
                 d addr, ld state, laf state, full state, we reg,
                 rst int reg, lfd state, busy);
initial
begin
clk=1'b1;
forever
#5 clk=~clk;
end
task reset;
begin
@ (negedge clk)
rst=1'b0;
@ (negedge clk)
rst=1'b1;
end
endtask
task task1;
begin
    pkt valid=1'b1;
    din=2'b00;
    fifo empty 0=1'b1;
    fifo empty 1=1'b0;
    fifo empty 2=1'b0;
    fifo full=1'b0;
    soft_rst 0=1'b0;
    soft rst 1=1'b0;
    soft rst 2=1'b0;
    #10;
    fifo empty 0=1'b0;
    #50;
    pkt valid=1'b0;
end
endtask
```

```
task task2;
begin
    pkt valid=1'b1;
    din=2'b01;
    fifo full=1'b0;
    fifo_empty_0=1'b0;
    fifo empty 1=1'b1;
    fifo empty 2=1'b0;
    soft rst 0=1'b0;
    soft rst 1=1'b0;
    soft rst 2=1'b0;
    #30;
    fifo_empty_1=1'b0;
    #30;
    fifo full=1'b1;
    #10;
    fifo full=1'b0;
    parity done =1'b0;
    low pkt valid=1'b0;
    pkt valid=1'b0;
end
endtask
task task3;
begin
    pkt_valid=1'b1;
    din=2'b10;
    fifo full=1'b0;
    fifo empty 0=1'b0;
    fifo_empty_1=1'b0;
    fifo_empty_2=1'b1;
    soft rst 0=1'b0;
    soft rst 1=1'b0;
    soft rst 2=1'b0;
    #30;
    fifo empty 2=1'b0;
    #30;
    fifo full=1'b1;
    #10;
    fifo full=1'b0;
    parity_done =1'b0;
    low pkt valid=1'b1;
end
endtask
```


```
task task4;
begin
    pkt_valid=1'b0;
    din=2'b00;
    fifo full=1'b0;
    fifo_empty_0=1'b1;
    fifo empty 1=1'b0;
    fifo_empty_2=1'b0;
    soft rst 0=1'b0;
    soft_rst_1=1'b0;
    soft rst 2=1'b0;
end
endtask
initial
begin
    reset;
    #20;
    task1;
    #20;
    task2;
    #40;
    task3;
    #30;
    task4;
    #50;
    $finish;
end
endmodule
```

# Wave form:



#### **RTL View:** addr[1..0] clk \_\_\_ fifo\_empty\_0 -CLK 2'h0 SCLR fifo\_empty\_1 fifo\_full resetn addr~[1..0] datain[1..0] rst\_int\_reg detect\_add datain[1..0] fifo\_empty\_0 check\_parity\_erro 2'h0 1 fifo\_empty\_1 decode\_address full\_state fifo\_empty\_2 fifo\_full\_state fifo\_full load\_after\_ful busy fifo\_empty\_2 low\_pkt\_valid load\_data - busy load\_firesetn\_data low\_pkt\_valid parity\_done parity\_done pkt\_valid load\_parity - lfd\_state esetn pkt\_valid wait\_till\_empty laf\_state soft\_rst\_0 soft\_rst\_0 ld\_state soft\_rst\_1 soft\_rst\_1 soft\_rst\_2 we\_reg

#### **State Machine viewer:**




## **State table:**

<b>3</b> 1	tate tab	ie:	
	Source State	Destination State	
1	check_parity_error	fifo_full_state	$(fifo\_full)\laddr[0]\laddr[1]\laddr[0]\laddr[1]\laddr[0$
2	check_parity_error	decode_address	$(fifo\_full) + (fifo\_full)(laddr[0])(laddr[1]$
3	decode_address	wait_till_empty	(laddr[0]).(laddr[1]).(lfifo_empty_0).(ldatain[0]).(ldatain[1]).(pkt_valid).(lsoft_rst_0).(resetn) + (laddr[0]).(laddr[1]).(fifo_empty_0).(ldatain[0]).(ldatain[1]).(pkt_valid).(lfifo_empty_2).(lsoft_rst_0).(resetn) + (laddr[0]).(laddr[1]).(lfifo_empty_0).(ldatain[0]).(ldatain[0
4	decode_address	load_firesetn_data	(laddr[0]),(laddr[1]),(lfifo_empty_0),(ldatain[0]),(datain[0]),(datain[0]),(datain[0]),(datain[0]),(loatain[0
5	decode_address	decode_address	$(ldatain[0]) (ldatain[1]) (lipkt_valid) + (ldatain[0]) (ldatain[0]) (ldatain[1]) (lpkt_valid) (ldatain[1]) (lpkt_valid) (ldatain[1]) (lpkt_valid) (ldatain[1]) (lpkt_valid) (ldatain[1]) (lpkt_valid) (ldatain[1]) (lpkt_valid) (ldatain[1]) $
6	fifo_full_state	load_after_full	lem:lem:lem:lem:lem:lem:lem:lem:lem:lem:
7	fifo_full_state	fifo_full_state	lem:lem:lem:lem:lem:lem:lem:lem:lem:lem:
8	fifo_full_state	decode_address	(laddr[0]],(laddr[1]],(lsoft_rst_0),(lresetn) + (laddr[0]),(laddr[1]],(soft_rst_0) + (laddr[0]),(addr[1]),(soft_rst_2) + (laddr[0]),(addr[1]),(soft_rst_2) + (addr[0]),(laddr[1]),(lsoft_rst_1),(lresetn) + (addr[0]),(laddr[1]),(lsoft_rst_1) + (addr[0]),(lsoft_rst_1) + (addr[0]),(ls
9	load_after_full	load_parity	$(lparity\_done), (low\_pkt\_valid), (laddr[0]), (laddr[0]), (laddr[1]), (lsoft\_rst\_0), (resetn) + (lparity\_done), (low\_pkt\_valid), (laddr[1]), (lsoft\_rst\_0), (resetn) + (lparity\_done), (low\_pkt\_valid), (laddr[0]), (laddr[1]), (lsoft\_rst\_1), (resetn) + (lparity\_done), (low\_pkt\_valid), (laddr[0]), (laddr[0]), (laddr[0]), (lsoft\_rst\_0), (low\_pkt\_valid), (laddr[0]), (lsoft\_rst\_0), (l$
10	load_after_full	load_data	$(lparity\_done) \\ (lparity\_done) \\ (lpa$
11	load_after_full	decode_address	$(lparity\_done), (laddr[0]), (laddr[1]), (lsoft\_rst\_0), (lresetn) + (lparity\_done), (laddr[0]), (laddr[1]), (lsoft\_rst\_0) + (lparity\_done), (laddr[0]), (laddr[1]), (lsoft\_rst\_2), (lresetn) + (lparity\_done), (laddr[0]), (lsoft\_rst\_2), (lresetn) + (lparity\_done), (laddr[0]), (lsoft\_rst\_0), ($
12	load_data	load_parity	(lpkt_valid),(lfifo_full),(laddr[0]),(laddr[1]),(lsoft_rst_0),(resetn) + (lpkt_valid),(lfifo_full),(laddr[0]),(addr[1]),(lsoft_rst_1),(resetn) + (lpkt_valid),(lfifo_full),(addr[0]),(addr[1]),(resetn) + (lpkt_valid),(lfifo_full),(addr[0]),(addr[1]),(lsoft_rst_1),(resetn) + (lpkt_valid),(lfifo_full),(addr[0]),(addr[1]),(lsoft_rst_1),(lsof
13	load_data	load_data	(fifo_full).(pkt_valid).(laddr[0]).(laddr[1]).(lsoft_rst_0).(resetn) + (fifo_full).(pkt_valid).(laddr[0]).(laddr[1]).(lsoft_rst_2).(resetn) + (fifo_full).(pkt_valid).(laddr[0]).(laddr[1]).(lsoft_rst_1).(resetn) + (fifo_full).(pkt_valid).(laddr[0]).(laddr[1]).(lsoft_rst_1).(lsoft_rs
14	load_data	fifo_full_state	$(fifo\_full)\laddr[0]\laddr[1]\laddr[0]\laddr[1]\laddr[1]\laddr[0]\laddr[1]\laddr[0]\laddr[1]\laddr[0]\laddr[1]\laddr[0]\laddr[1]\laddr[0]\laddr[1]\laddr[0]\laddr[1]\laddr[0]\laddr[1]\laddr[0]\laddr[1]\laddr[0]\laddr[1]\laddr[0]\laddr[1]\laddr[0]\laddr[1]\laddr[0]\laddr[1]\laddr[0]\laddr[1]\laddr[0]\laddr[1$
15	load_data	decode_address	$(laddr[0]) \\ (laddr[0]) \\ (laddr[1]) \\ (lsoft_rst_0) \\ (laddr[0]) \\ (laddr[1]) \\ (lsoft_rst_0) \\ (laddr[0]) \\ (laddr[0])$
16	load_firesetn_data	load_data	$(laddr[0]) \\ (laddr[1]) \\ (lsoft\_rst\_0) \\ (resetn) + (laddr[0]) \\ (laddr[1]) \\ (lsoft\_rst\_1) \\ (resetn) + (laddr[0]) \\ (laddr[1]) \\ (lresetn) + (laddr[0]) \\ (lresetn) + (lresetn) + (laddr[0]) \\ (lresetn) + (lrese$
17	load_firesetn_data	decode_address	(laddr[0]],(laddr[1]],(lsoft_rst_0),(lresetn) + (laddr[0]],(laddr[1]],(soft_rst_0) + (laddr[0]],(addr[1]],(soft_rst_2) + (laddr[0]],(addr[1]],(soft_rst_2) + (laddr[0]],(laddr[1]],(lsoft_rst_1),(lsoft_rst_1) + (laddr[0]],(laddr[1]],(lsoft_rst_1) + (laddr[0]],(lsoft_rst_1) + (laddr[0]],(lsoft_rst_1) + (laddr[0]],(lsoft_rst_1) + (laddr[0]],(lsoft_rst_1) + (laddr[0]],(lsoft_rst_1) + (lsoft_rst_1) +
18	load_parity	decode_address	(laddr[0]],(laddr[1]],(lsoft_rst_0),(lresetn) + (laddr[0]],(laddr[1]],(soft_rst_0) + (laddr[0]],(addr[1]),(soft_rst_2) + (laddr[0]],(addr[1]),(soft_rst_2) + (laddr[0]],(laddr[1]),(lsoft_rst_1),(lsoft_rst_1) + (laddr[0]),(laddr[1]),(lsoft_rst_0) + (laddr[0]),(lsoft_rst_0) + (laddr[0]),(lsoft_rst_0) + (laddr[0]),(lsoft_rst_0) + (laddr[0]),(lsoft_rst_0) + (laddr[0]),(lsoft_rst_0) + (lsoft_rst_0) + (lso
19	load_parity	check_parity_err	$(laddr[0]) \\ (laddr[1]) \\ (lsoft_rst_0) \\ (resetn) + (laddr[0]) \\ (laddr[1]) \\ (lsoft_rst_1) \\ (resetn) + (addr[0]) \\ (laddr[1]) \\ (lresetn) + (addr[0]) \\ (lresetn)$
20	wait_till_empty	wait_till_empty	$(laddr[0]) \\ (laddr[1]) \\ (lifto_empty_0) \\ (lsoft_rst_0) \\ (lsoft_rst_0) \\ (lsoft_rst_1) \\ (lfifo_empty_0) \\ (lsoft_rst_1) \\ (lsoft_rst_1) \\ (lfifo_empty_0) \\ (lsoft_rst_1) \\ $
21	wait_till_empty	load_firesetn_data	$(laddr[0]) \\ (laddr[1]) \\ (lifto_empty_0) \\ (lisoft_rst_0) \\ (resetn) + (laddr[0]) \\ (lifto_empty_0) \\ (lisoft_rst_1) \\$
22	wait_till_empty	decode_address	(laddr[0]),(laddr[1]),(lsoft_rst_0),(lresetn) + (laddr[0]),(laddr[1]),(soft_rst_0) + (laddr[0]),(laddr[1]),(soft_rst_1) + (laddr[0]),(laddr[1]),(soft_rst_2) + (laddr[0]),(laddr[1]),(soft_rst_1) + (laddr[0]),(soft_rst_1) + (laddr[0]),(

# **Router-Register:**

## Block diagram:



# **Functionality:**

This module implements 4 internal registers in order to hold header byte, FIFO full state byte, internal parity and packet parity byte.

All the registers in this module are latched on the rising edge of the clock.

- If resetn is low then the signals (dout, err, parity\_done and low\_pkt\_valid) are made low.
- The signal parity\_done is high under the following conditions
  - When signal ld\_state is high and signals (fifo\_full and pkt\_valid) are low.
  - When signals laf\_state and low\_pkt\_valid both are high and the previous value of parity\_done is low.
- rst\_int\_reg signal is used to reset low\_pkt\_valid signal.
- detect\_add signal is used to reset parity\_done signal.
- Signal low\_pkt\_valid is high when ld\_state is high and pkt\_valid is low. low\_pkt\_valid shows that pkt\_valid for current packet has been deasserted.
- First data byte i.e., header is latched inside an internal register when detect\_add and pkt\_valid signals are high. This data is latched to the output dout when lfd\_state signal goes high.
- Then signal data\_in i.e payload is latched to dout if ld\_state signal is high and fifo\_full is low.
- Signal data\_in is latched to an internal register when ld\_state and fifo\_full are high. This data is latched to output dout when laf\_state goes high.

- full\_state is used to calculate internal parity.
- Another internal register is used to store internal parity for parity matching. Internal parity is calculated using the bit-wise xor operation between header byte, payload byte and previous parity values as shown below:

```
parity_reg = parity_reg_previous ^ header_byte ---- t1 clock cycle

parity_reg = parity_reg_previous ^ payload_byte1 --- t2 clock cycle

parity_reg = parity_reg_previous ^ payload_byte 2--- t3 clock cycle

.

parity_reg = parity_reg_previous ^ payload_byte n---tn clock cycle

last payload byte
```

> The err is calculated only after packet parity is loaded and goes high if the packet parity doesn't match with the internal parity.

#### RTL:


```
module router reg(clk, resetn, packet valid, datain, fifo full, detect add,
                     ld_state,laf_state,full_state,lfd_state,rst_int reg,
                     err, parity done, low packet valid, dout);
input clk,resetn,packet_valid;
input [7:0] datain;
input fifo_full,detect_add,ld_state,laf_state,full_state,lfd_state,rst_int_reg;
output reg err,parity_done,low_packet_valid;
output reg [7:0] dout;
reg [7:0] hold header byte, fifo full state byte, internal parity, packet parity byte;
//parity done
always@(posedge clk)
begin
    if (!resetn)
    begin
        parity_done<=1'b0;
    end
    else
    begin
        if(ld_state && !fifo_full && !packet_valid)
            parity done<=1'b1;</pre>
        else if (laf state && low packet valid && !parity done)
            parity_done<=1'b1;</pre>
        else
        begin
             if (detect add)
                 parity done<=1'b0;
        end
    end
end
```

```
//low packet valid
always@(posedge clk)
begin
    if(!resetn)
        low packet valid<=1'b0;</pre>
    else
    begin
        if(rst int reg)
             low packet valid<=1'b0;
        if(ld state==1'b1 && packet valid==1'b0)
             low packet valid<=1'b1;</pre>
    end
end
//dout
always@(posedge clk)
begin
    if(!resetn)
        dout<=8'b0;
    else
    begin
        if(detect add && packet valid)
             hold header byte<=datain;
        else if(lfd state)
             dout <= hold header byte;
        else if (ld state && !fifo full)
             dout <= datain;
        else if (ld state && fifo full)
             fifo full state byte<=datain;
        else
        begin
             if(laf state)
                 dout <= fifo full state byte;
        end
    end
end
// internal parity
always@(posedge clk)
begin
    if(!resetn)
        internal parity<=8'b0;
    else if(lfd state)
        internal parity<=internal parity ^ hold header byte;
    else if(ld state && packet valid && !full state)
        internal parity<=internal parity ^ datain;
    else
    begin
        if (detect add)
             internal parity<=8'b0;
    end
end
```


```
//error and packet
always@(posedge clk)
begin
    if(!resetn)
        packet parity byte<=8'b0;
    else
    begin
        if(!packet valid && ld state)
            packet parity byte<=datain;</pre>
    end
end
//error
always@(posedge clk)
begin
    if(!resetn)
        err<=1'b0;
    else
    begin
        if (parity_done)
        begin
            if(internal parity!=packet parity byte)
                 err<=1'b1;
            else
                 err<=1'b0;
        end
    end
end
endmodule
 Test Bench:
module router reg tb();
reg clk, resetn, packet_valid,fifo_full, detect_add, ld_state;
reg laf state, full state, lfd state, rst int reg;
req [7:0] datain;
wire err, parity done, low packet valid;
wire [7:0]dout;
integer i;
router reg dut(clk, resetn, packet valid, datain, fifo full, detect add,
                 ld state, laf state, full state, lfd state, rst int reg,
                     err,parity_done,low packet valid,dout);
//clock generation
initial
begin
    clk = 1;
forever
    #5 clk=~clk;
end
task reset;
begin
    resetn=1'b0;
    #10;
    resetn=1'b1;
end
endtask
                                        26
```

```
task packet1();
reg [7:0]header, payload_data, parity;
reg [5:0]payloadlen;
begin
    @ (negedge clk);
    payloadlen=14;
    parity=0;
    detect add=1'b1;
    packet_valid=1'b1;
    header={payloadlen,2'b10};
    datain=header;
    parity=parity^datain;
    @ (negedge clk);
    detect add=1'b0;
    lfd state=1'b1;
    for (i=0;i<payloadlen;i=i+1)</pre>
    begin
        @(negedge clk);
        lfd state=0;
        ld state=1;
        payload data={$random}%256;
        datain=payload data;
        parity=parity^datain;
    end
    @ (negedge clk);
    packet valid=0;
    datain=parity;
    @ (negedge clk);
    ld state=0;
end
endtask
task packet2();
reg [7:0]header, payload data, parity;
reg [5:0]payloadlen;
begin
    @ (negedge clk);
    payloadlen=14;
    parity=0;
    detect add=1'b1;
    packet valid=1'b1;
    header={payloadlen,2'b10};
    datain=header;
    parity=parity^datain;
    @ (negedge clk);
    detect add=1'b0;
    lfd state=1'b1;
    for (i=0;i<payloadlen;i=i+1)</pre>
    begin
                                      27
```

```
@ (negedge clk);
        lfd state=0;
        ld state=1;
        payload data={$random}%256;
        datain=payload data;
        parity=parity^datain;
    end
    @ (negedge clk);
    packet valid=0;
    datain=!parity;
    @ (negedge clk);
    ld_state=0;
end
endtask
initial
    begin
        reset;
        fifo_full=1'b0;
        laf state=1'b0;
        full state=1'b0;
        rst int reg=1'b0;
        #20;
        packet1();
        #10;
        rst int reg=1'b1;
        #10;
        rst_int_reg=1'b0;
        #50;
        packet2();
        #10;
        rst int reg=1'b1;
        #10;
        rst_int_reg=1'b0;
        #200;
        $finish;
    end
endmodule
```




#### **RTL View:**




# **Router-Top:**

# Block diagram:



# **Internal block diagram:**



# **Functionality:**

clock	Active high clocking event
pkt_valid	pkt_valid is an active high input signal that detects an arrival of a new packet from a source network
resetn	Active low synchronous reset
data_in	8 bit input data bus that transmits the packet from source network to router
read_enb_0	Active high input signal for reading the packet through output data bus data_out_0
read_enb_1	Active high input signal for reading the packet through output data bus data_out_1
read_enb_2	Active high input signal for reading the packet through output data bus data_out_2
data_out_0	8 bit output data bus that transmits the packet from the router to destination client network 1
data_out_1	8 bit output data bus that transmits the packet from the router to destination client network 2
data_out_2	8 bit output data bus that transmits the packet from the router to destination client network 3
vld_out_0	Active high signal that detects that a valid byte is available for destination client network 1
vld_out_1	Active high signal that detects that a valid byte is available for destination client network 2
vld_out_2	Active high signal that detects that a valid byte is available for destination client network 3
busy	Active high signal that detects a busy state for the router that stops accepting any new byte
error	Active high signal that detects the mismatch between packet parity and internal parity

# **Router-Packet**

Packet Format: The Packet consists of 3 parts i.e Header, payload and parity such that each id of 8 bits width and the length of the payload can be extended between 1 byte to 63 bytes.
Payload





Figure - Packet Format

- Header: Packet header contains two fields DA and length.
  - DA: Destination address of the packet is of 2 bits. The router drives the packet
    to respective ports based on this destination address of the packets. Each output
    port has 2-bit unique port address. If the destination address of the packet
    matches the port address, then router drives the packet to the output port. The
    address "3" is invalid.
  - Length: Length of the data is of 6 bits. It specifies the number of data bytes. A
    packet can have a minimum data size of 1 byte and a maximum size of 63 bytes.
    If Length = 1, it means data length is 1 byte
     If Length = 63, it means data length is 63 bytes
- Payload: Payload is the data information. Data should be in terms of bytes.
- Parity: This field contains the security check of the packet. It is calculated as bitwise parity over the header and payload bytes of the packet as mentioned below.

# **Router-Input Protocol**




H: Header Byte
PD: Payload Data
PR: Packet Parity byte
PM: Parity Mismatch

The characteristics of the DUT input protocol are as follows:

- TestBench Note: All input signals are active high except active low reset and are synchronized to the falling edge of the clock. This is because the DUT router is sensitive to the rising edge of the clock. Therefore, in the testbench, driving input signals on the falling edge ensures adequate setup and hold time. But in the SystemVerilog/UVM based testbench, clocking block can be used to drive the signals on the positive edge of the clock itself and thus avoids metastability.
- The packet\_valid signal is asserted on the same clock edge when the header byte is driven onto the input data bus.
- Since the header byte contains the address, this tells the router to which output channel the packet should be routed to (data\_out\_0, data\_out\_1, or data\_out\_2).
- Each subsequent byte of payload after header byte should be driven on the input data bus for every new falling edge of clock.
- After the last payload byte has been driven, on the next falling clock, the packet\_valid signal must be deasserted, and the packet parity byte should be driven. This signals completion of the packet.
  - The testbench shouldn't drive any bytes when busy signal is detected instead it should hold the last driven value.
  - The "busy" signal when asserted drops any incoming byte of data.
  - The "err" signal is asserted when a packet parity mismatch is detected.

# **Router-Output Protocol**



The characteristics of the output protocol are as follows:


- TestBench Note: All output signals are active high and are synchronized to the rising edge of the clock.
- Each output port data\_out\_X (data\_out\_0, data\_out\_1, data\_out\_2) is internally buffered by a FIFO of size 16X9.
- The router asserts the vld\_out\_X (vld\_out\_0, vld\_out\_1 or vld\_out\_2) signal when valid data appears on the vld\_out\_X (data\_out\_0, data\_out\_1 or data\_out\_2) output bus. This is a signal to the receiver's client—which indicates that data is available on a particular output data bus.
- The packet receiver will then wait until it has enough space to hold the bytes of the packet and then respond with the assertion of the read\_enb\_X (read\_enb\_0, read\_enb1 or read\_enb\_2) signal.
- The read\_enb\_X (read\_enb\_0, read\_enb\_1 or read\_enb\_2) input signal can be asserted on the falling clock edge in which data are read from the data\_out\_X (data\_out\_0, data\_out\_1 or data\_out\_2) bus.
- The read\_enb\_X (read\_enb\_0, read\_enb\_1 or read\_enb\_2) must be asserted within 30 clock cycles of vld\_out\_X (vld\_out\_0, vld\_out\_1 or vld\_out\_2) being asserted else time-out occurs, which resets the FIFO.
- The data\_out\_X bus will be tri-stated during a scenario when a packet's byte is lost due to time-out condition.


```
RTL:
module router top(clk, resetn, packet valid, read enb 0, read enb 1,
                     read enb 2, datain, vld out 0, vld out 1, vld out 2,
                     err, busy, data out 0, data out 1, data out 2);
input clk, resetn, packet valid, read enb 0, read enb 1, read enb 2;
input [7:0]datain;
output vld out 0, vld out 1, vld out 2, err, busy;
output [7:0]data out 0, data out 1, data out 2;
wire [2:0] w enb;
wire [7:0]dout;
router fifo f0(.clk(clk), .resetn(resetn), .soft rst(soft rst 0),
               .lfd state(lfd state w), .we(w enb[0]), .datain(dout),
               .re(read enb 0),.full(full 0),.empty(empty 0),.dout(data out 0));
router fifo fl(.clk(clk), .resetn(resetn), .soft rst(soft reset 1),
                .lfd state(lfd state w), .we(w enb[1]), .datain(dout),
                .re(read enb 1),.full(full 1),.empty(empty 1),.dout(data out 1));
router fifo f2(.clk(clk), .resetn(resetn), .soft rst(soft reset 2),
                .lfd state(lfd state w), .we(w enb[2]), .datain(dout),
                .re(read enb 2),.full(full 2),.empty(empty 2),.dout(data out 2));
router reg r1(.clk(clk), .resetn(resetn), .packet valid(packet valid),.datain(datain),
               .dout(dout), .fifo full(fifo full), .detect add(detect add),
               .ld state(ld state), .laf state(laf state), .full state(full state),
               .lfd state(lfd state w), .rst int reg(rst int reg), .err(err),
               .parity done(parity done),.low packet valid(low packet valid));
router fsm fsm(.clk(clk), .resetn(resetn), .pkt valid(packet valid),
               .datain(datain[1:0]), .soft rst 0(soft rst 0), .soft rst 1(soft rst 1),
              .soft rst 2(soft reset 2),.fifo full(fifo full), .fifo empty 0(empty 0),
              .fifo empty 1 (empty 1), .fifo empty 2 (empty 2), .parity done (parity done),
              .low pkt valid(low packet valid), .busy(busy), .rst int reg(rst int reg),
              .full state(full state), .lfd state(lfd state w), .laf state(laf state),
              .ld state(ld state), detect add(detect add), .we reg(write enb reg));
router sync s(.clk(clk), .resetn(resetn), .datain(datain[1:0]), .detect add(detect add),
              .full 0(full 0), .full 1(full 1), .full 2(full 2), .re 0(read enb 0),
              .re 1 (read enb 1), .re 2 (read enb 2), .we reg(write enb reg),
              .empty 0(empty 0), .empty 1(empty 1), .empty 2(empty 2), .v out 0(vld out 0),
              .v out 1(vld out 1),.v out 2(vld out 2), .soft rst 0(soft rst 0),
              .soft_rst_1(soft_rst 1), .soft rst 2(soft reset 2),
              .we(w enb), .fifo full(fifo full));
endmodule
```


```
Test Bench:
module router_top_tb();
reg clk, resetn, read enb 0, read enb 1, read enb 2, packet valid;
reg [7:0]datain;
wire [7:0]data out 0, data out 1, data out 2;
wire vld out 0, vld out 1, vld out 2, err, busy;
integer i;
router top dut(clk, resetn, packet valid, read enb 0, read enb 1,
                read enb 2, datain, vld out 0, vld out 1, vld out 2,
                err, busy, data out 0, data out 1, data out 2);
//clock generation
initial
begin
    clk = 1;
    forever
    #5 clk=~clk;
end
task initialize;
begin
    read enb 0 = 1'b0;
    read enb 1 = 1'b0;
    read enb 2 = 1'b0;
end
endtask
task reset;
begin
    resetn=1'b0;
    {read enb 0, read enb 1, read enb 2, packet valid, datain}=0;
    #10;
    resetn=1'b1;
end
endtask
task pktm gen 8; // packet generation payload 8
reg [7:0]header, payload data, parity;
reg [8:0]payloadlen;
begin
    parity=0;
    wait(!busy)
    begin
        @ (negedge clk);
        payloadlen=8;
        packet valid=1'b1;
        header={payloadlen,2'b00};
        datain=header;
        parity=parity^datain;
    end
    @ (negedge clk);
    for (i=0;i<payloadlen;i=i+1)</pre>
    begin
```

```
wait(!busy)
        @ (negedge clk);
        payload data={$random}%256;
        datain=payload data;
        parity=parity^datain;
    end
    wait (!busy)
    @(negedge clk);
    packet_valid=0;
    datain=parity;
    @(negedge clk);
    read enb 0=1'b1;
end
endtask
task pktm gen 14; // packet generation payload 14
reg [7:0]header, payload data, parity;
reg [4:0]payloadlen;
begin
    parity=0;
    wait (!busy)
    begin
        @ (negedge clk);
        payloadlen=14;
        packet valid=1'b1;
        header={payloadlen,2'b01};
        datain=header;
        parity=parity^datain;
    end
    @ (negedge clk);
    for (i=0;i<payloadlen;i=i+1)</pre>
    begin
        wait(!busy)
        @(negedge clk);
        payload data={$random}%256;
        datain=payload data;
        parity=parity^datain;
    end
    wait(!busy)
    @ (negedge clk);
    packet_valid=0;
    datain=parity;
    #20;
    @ (negedge clk);
    read enb 1=1'b1;
    end
endtask
```


```
task pktm gen 17; // packet generation payload 17
reg [7:0]header, payload data, parity;
reg [4:0]payloadlen;
begin
    parity=0;
    wait(!busy)
    begin
        @ (negedge clk);
        payloadlen=17;
        packet valid=1'b1;
        header={payloadlen,2'b10};
        datain=header;
        parity=parity^datain;
    end
    @ (negedge clk);
    for (i=0;i<payloadlen;i=i+1)</pre>
    begin
        wait(!busy)
        @ (negedge clk);
        payload data={$random}%256;
        datain=payload_data;
        parity=parity^datain;
    end
    wait(!busy)
    @ (negedge clk);
    packet valid=0;
    datain=parity;
    #20;
    @(negedge clk);
    read enb 2=1'b1;
    end
endtask
initial
begin
    reset;
    #10;
    pktm gen 8;
    #200;
    initialize;
    #50;
    pktm gen 14;
    #200;
    initialize;
    #50;
    pktm gen 17;
    #200;
    initialize;
    #1000;
    $finish;
end
endmodule
                                      38
```







#### FSM Wave form: top fifo0 fifo1 fifo2 reg (top) (fifo0) (fifo1) (fifo2) eg fsm sim:/router\_top\_tb/dut/fsm/dk sim:/router\_top\_tb/dut/fsm/jesetn sim:/router\_top\_tb/dut/fsm/jesetn sim:/router\_top\_tb/dut/fsm/jest\_valid sim:/router\_top\_tb/dut/fsm/jest\_rst\_0 sim:/router\_top\_tb/dut/fsm/jest\_rst\_1 sim:/router\_top\_tb/dut/fsm/jest\_rst\_1 sim:/router\_top\_tb/dut/fsm/jest\_rst\_1 sim:/router\_top\_tb/dut/fsm/jest\_rst\_1 sim:/router\_top\_tb/dut/fsm/jest\_rst\_1 sim:/router\_top\_tb/dut/fsm/jest\_rst\_1 sim:/router\_top\_tb/dut/fsm/jest\_empty\_1 sim:/router\_top\_tb/dut/fsm/jest\_empty\_2 sim:/router\_top\_tb/dut/fsm/jest\_empty\_2 sim:/router\_top\_tb/dut/fsm/jest\_eta\_add sim:/router\_top\_tb/dut/fsm/jest\_eta\_add sim:/router\_top\_tb/dut/fsm/jest\_ata\_e sim:/router\_top\_tb/dut/fsm/jest\_eta\_eta\_sim:/router\_top\_tb/dut/fsm/jest\_eta\_eta\_sim:/router\_top\_tb/dut/fsm/jest\_eta\_eta\_sim:/router\_top\_tb/dut/fsm/jest\_eta\_eta\_sim:/router\_top\_tb/dut/fsm/jesesnt\_state\_sim:/router\_top\_tb/dut/fsm/jesesnt\_state\_sim:/router\_top\_tb/dut/fsm/jesesnt\_state\_sim:/router\_top\_tb/dut/fsm/jesesnt\_state\_sim:/router\_top\_tb/dut/fsm/jesesnt\_state\_sim:/router\_top\_tb/dut/fsm/jesesnt\_state\_sim:/router\_top\_tb/dut/fsm/jesesnt\_state\_sim:/router\_top\_tb/dut/fsm/jesddr (reg) → fsm (fsm) առուսավառուսակառուսակառուսակատուսակատուսականությունը արարականությունը անականականությունի անականականությունը ան (00 ) () () () () () () YO1 YY YYYYYYYYYYOO ()(0010 )()(0000 ()(0010 )()(0000 ()0010 XXXX 0000 Y YYYYY 0000 () 0010 ()()()()(0000 )()()(0000 0010 () 0010 [01 () ()()()()()()()() (sync)



# **RTL View:**

