

## Stack, I/O and Machine Control Instructions

**Stack Instructions****1) PUSH Rp**

It pushes the given register pair into the stack.

Remember, PUSH is the only operation (not the only instruction), that accesses the higher byte of a 2 byte number before the lower byte. This is because the lower byte needs to be accessed first during POP and the stack operates in LIFO.

Also remember that NO stack operation uses 8-bit operands so we cannot push a single register, we have to push a register pair.

**Eg: PUSH B** ; SP  $\leftarrow$  SP - 1  
[SP]  $\leftarrow$  B  
SP  $\leftarrow$  SP - 1  
[SP]  $\leftarrow$  C

Addr. Mode	Flags Affected	Cycles	T-States
Register	<b>None</b>	3	<b>12</b>

**2) PUSH PSW**

It pushes the PSW (Program Status Word) into the stack.

The PSW is the combination of the accumulator and the Flag register, accumulator being the higher byte.

$\therefore$  **PSW  $\rightarrow$  AF**

PSW can **ONLY** be used in PUSH and POP instructions.

**Eg: PUSH PSW** ; SP  $\leftarrow$  SP - 1  
[SP]  $\leftarrow$  A  
SP  $\leftarrow$  SP - 1  
[SP]  $\leftarrow$  F

Addr. Mode	Flags Affected	Cycles	T-States
Register	<b>None</b>	3	<b>12</b>

**3) POP Rp**

It pops the top 2 elements ( $2 \times 8\text{-bit} \therefore 16\text{-bit}$ ) from the stack into the given register pair.

The lower byte comes out first as the higher byte was pushed in first and stack operates in LIFO manner.

**Eg: POP B** ; C  $\leftarrow$  [SP]  
SP  $\leftarrow$  SP + 1  
B  $\leftarrow$  [SP]  
SP  $\leftarrow$  SP + 1

Addr. Mode	Flags Affected	Cycles	T-States
Register	<b>None</b>	3	<b>10</b>

**4) POP PSW**

It pops the top 2 elements ( $2 \times 8\text{-bit} \therefore 16\text{-bit}$ ) from the stack into the PSW.

**Eg: POP PSW** ; F  $\leftarrow$  [SP]  
SP  $\leftarrow$  SP + 1  
A  $\leftarrow$  [SP]  
SP  $\leftarrow$  SP + 1

Addr. Mode	Flags Affected	Cycles	T-States
Register	<b>None</b>	3	<b>10</b>

**Please Note:** There are other instructions like XTHL, SPHL, LXI SP, CALL RET etc which directly or indirectly affect the stack and are already included in various groups above.

**Input/Output****5) IN 8-bit I/O Port address**

8085 has 256 I/O Ports having 8-bit addresses 00H ... FFH.

This instruction is used to read data from an I/O Port, whose address is given in the instruction. This data can be read into the Accumulator ONLY.

**Eg: IN 80** ; A ← [80]<sub>I/O</sub>

Addr. Mode	Flags Affected	Cycles	T-States
Direct	<b>None</b>	3	<b>10</b>

**6) OUT 8-bit I/O Port address**

This instruction is used to send data from the accumulator to an I/O Port, whose address is in the instruction.

This data can be sent from the Accumulator ONLY.

**Eg: OUT 80** ; [80]<sub>I/O</sub> ← A

Addr. Mode	Flags Affected	Cycles	T-States
Direct	<b>None</b>	3	<b>10</b>

**Machine Control Instructions****7) SIM (Set Interrupt Mask)**

This instruction is used to set the interrupt masking pattern for the  $\mu P$ .

The appropriate bit pattern is **loaded into** the accumulator and then this instruction is executed.

It is basically used to **mask/unmask** the **interrupts** except TRAP and INTR.

It can also be used to send a '**bit**' out through the serial out pin **SID**.

**Eg: SIM** ;  $\mu P$  accepts the masking pattern through the accumulator.

Addr. Mode	Flags Affected	Cycles	T-States
Implied	<b>None</b>	1	<b>4</b>

**8) RIM (Read Interrupt Mask)**

This instruction is used to read the interrupt masking pattern for the  $\mu P$ .

After executing this instruction, the  $\mu P$  loads the bit pattern **into** the accumulator.

It can also be used to receive a '**bit**' out through the serial in pin **SID**.

**Eg: RIM** ;  $\mu P$  loads the masking pattern into the accumulator.

Addr. Mode	Flags Affected	Cycles	T-States
Implied	<b>None</b>	1	<b>4</b>

**Please Note:** For the bit patterns of SIM and RIM instruction, please refer the chapter on Interrupts.

**9) EI (Enable Interrupts)**

This instruction is used to enable the interrupts in the  $\mu P$ .

This instruction sets the INTE flip-flop (Interrupt Enable Flip-Flop).

This instruction effects all the interrupts except TRAP.

**Eg: EI** ;  $INTE_{F/F} \leftarrow 1$

Addr. Mode	Flags Affected	Cycles	T-States
Implied	<b>None</b>	1	<b>4</b>

**10) DI (Disable Interrupts)**

This instruction is used to disable the interrupts in the  $\mu P$ .

This instruction resets the INTE flip-flop.

This instruction effects all the interrupts except TRAP.

**Eg: DI** ;  $INTE_{F/F} \leftarrow 0$

Addr. Mode	Flags Affected	Cycles	T-States
Implied	<b>None</b>	1	<b>4</b>

**11) NOP (No Operation)**

This instruction performs no operation, but consumes time of the  $\mu P$ .  
It is the simplest method of causing a software delay.

**Eg: NOP** ; -----

Addr. Mode	Flags Affected	Cycles	T-States
Implied	<b>None</b>	1	<b>4</b>

**12) HLT (Halt)**

This instruction signifies the end of the program.

It causes the  $\mu P$  to stop fetching any further instruction, hence program execution is stopped.

It makes the Halt Flip Flop inside the  $\mu P = 1$ .

$\mu P$  checks the Halt Flip Flop in the beginning (1<sup>st</sup> T-State) of the next Machine Cycle and Stops all operations.

**Eg: HLT** ; Halt Flip-Flop  $\leftarrow 1$

Addr. Mode	Flags Affected	Cycles	T-States
Implied	<b>None</b>	1 + 1T	<b>5</b>