

# 8085 Assembly Language

8-bit	8-bit
Accumulate	Flag
B	C
D	E
H	L
PC	
SP	

S	Z	X	AC	X	P	X	CY
---	---	---	----	---	---	---	----

S → Sign Flag


Z → Zero Flag

→ PC = Program Counter AC → Auxiliary Carry  
→ SP = Stack Pointer CY → Carry Flag.

P → Parity Flag.

CY → Carry Flag.

8085 supports both signed & unsigned numbers.



Mnemonics	Operands	M → Memory
MOV	Rd, Rs	Allocation
(Move)	M, Rd	Rd → Register
	Rd, M	M as destination
	Rs, M	Rs = Register as Source.

## Classification of Instruction Set

→ Data Transfer Instructions

MOV B, C

MOV C, H

MOV B, (2030)

MVI R8, data

M, data

→ Arithmetic Instructions.

Move

→ Logical Instructions.



Immediate.

→ Branching Instructions.


M, VOM

→ Control Instructions.

## 8085 Microprocessor




Address	Memory
(2000) <sub>16</sub>	8-bit
(2001) <sub>16</sub>	8-bit
(2002) <sub>16</sub>	8-bit
(2003) <sub>16</sub>	8-bit
(2004) <sub>16</sub>	8-bit
	06H
	13H
	2FH



Latch (Act as Enable in decoders)

# General Purpose Registers



## Addition of Two Numbers

MVI A, 32<sub>H</sub> ; 3E, 32<sub>H</sub>

MVI B, 48<sub>H</sub> ; 06, 48<sub>H</sub>

ADD B A ; 80

OUT 01<sub>H</sub>

HLT/

RST1


9000	3E
9001	32
9002	06
9003	48
	80
	B3
	01
	76/CF

LDA → Load Accumulator

i) Contents of register H are exchanged with contents of D.

PUSH B

05	08
----	----



D<sub>7</sub> D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub> Most commonly used.

## Assembly Language Programming

- 1) Operation code (Opcode) - Instruction
- 2) Operand - data.

MOV

S, AS  
C < A

1 byte instruction

(4F)<sub>H</sub>

Hex Codes

2000 3E

2001 01

Mnemonics  
MVI A, 01<sub>H</sub>

2 byte instruction

ADD B A ; 80

## Data Transfer Instructions

LDAX, B, D register pair

EX<sub>H</sub> LD 2550<sub>H</sub>

H 1061 06

06 2550<sub>H</sub>

04 2551 80<sub>H</sub>

EX<sub>H</sub> XCHG

DE:

06 05

HL

03 07

HL

06 05

DB

03 02

HL  
06 05

SP  
03 02

2020	10
2021	20
2022	30
2023	40
2024	50
2025	result


STA 2020H  
 LDA 2020H  
 ADD 2021H  
 ADD 2022H  
 ADD 2023H  
 ADD 2024H

LDA 2020H  
 MOV B, 2021H  
 ADD B  
 MOV B, 2022H  
 ADD B  
 MOV B, 2023H  
 ADD B  
 MOV B, 2024H

2000  
 2001  
 2002  
 2003  
 2008  
 Jump

## Assembly level language

### Calling a Subroutine



STA 2025H.

Lab

Follow BraunKao Book

Q1 ~~MOV~~ MOV data (8 bit) directly to H, L, B, C, D, E register.

How to Handle the LLP kit?

Switch ~~LLP~~ on the kit using Power supply → SDA 85 display appears.

(exmem)

Reset → Subset Memory → 8000/9000 → next.

8000 → next → CF

RST1

Address

Mnemonics

Hex Code

8000

MVI A,06

3E

8001

Data

06

8002

RST 1/RST5

CF/EF

MVI A,06

MOV H,06

Load data

RST5

How to run the program?

After entering the last opcode, press next → Reset.

G0 → Starting address of your program → ~~LLP~~. Fill &

How to check the result.

~~Reg~~ → Exam Reg (For checking the content of Register)

Shift → Subset Memory (For checking the content of Memory).

## How to enter Program

Reset → Exmem → Type the starting address (2000/3000)

→ Press Next and so on.

→ Last Command EF,

## How to check the Result.

Reset → Shift + Exam Reg (For checking the content of Register)

→ Exmem (For checking the content of Memory)

Move Data directly to H,L,B,C,D,E

<u>Address</u>	<u>Mnemonics.</u>	<u>Hexcode</u>
2000	MVI H 06	26
2001	VOM Data	06
2002	RIGHT 5 Variable	EF

Mnemonics	Mercede
MVI A	3E
MVI B	06
MVI C	0E
MVI D	16
MVI E	1E
MVI F	26
MVI L	2E
MVI M	36

Q2) Load H-L, B-C, D-E Register pairs with the data.

Follow LXI Command

data:  $\underline{(56\text{FE})_H}$ ,  $(ABCD)_H$ ,  $\underline{(8050)_H}$

<u>Address</u>	<u>Mnemonics</u>	<u>Hex code</u>
2000	LXI H, <del>DATA</del>	21
2001	FE (Data)	FE
2002	36 ("")	56
2003	RST 5	EF
2003	CD ("")	CD
2004	ABC("")	AB
2005	50C()	50
2006	80C("")	80
2007	RST 5	EF

<u>Address</u>	<u>Mnemonics</u>	<u>Hexcode</u>
2000	LXI, H, 56FE	21
2001	FE	FE
2002	56	56
2003	LXI, B, ABCD	01
2004	CD	CD
2005	AB	AB
2006	LXI, D, 8050	3011
2007	50	50
2008	80	80
2009	RST 5	EF

Q3) MOV data to the registers B, H, D from the memory locations given below.

3000/8000 - FF

3001/8001 - CD

3002/8002 - 01

<u>Address</u>	<u>Mnemonics</u>	<u>Hexcode</u>
3005	MVI A, FF <sub>H</sub>	8A 3E
3006		FF
3007	STA 3000 <sub>H</sub>	32
3008		00
3009		30
3010	MVI A, CD <sub>H</sub>	3E CD
3011		82
3012	STA 3001 <sub>H</sub>	8A 01
3013		30
3014		3E 01
3015	MVI A, 01 <sub>H</sub>	8A 01
3016		32
3017	STA 3002 <sub>H</sub>	02 30
3018		32
3019		0C TWO

# Microprocessor Notes

① MVI A, 00H  
 MVI B, F8H  
 MOV C, A  
 MOV D, B  
 HLT

A	B	C	D	S	Z	CY
00	F8	00	F8	0	1	0

② MVI A, F2H  
 MVI B, 7AH  
 ADD A, B.  
 OUT PORT1  
 HLT

$$\begin{array}{r} F2 \\ + 7A \\ \hline 16C \end{array}$$

A	B	S	Z	CY
00	F8	0	0	1
F2	7A			

Memory Address	Mnemonics	Value
3020	LXI H, 3000H	21
3021		00
3022		30
3023	MOV B, M	46
3024	LXI H, 3001H	21
3025		01
3026		30
3027	MOV H, M	66
3028	LXI H, 3002H	21
3029		02
3030		30
3031	MOV D, M	56
3032	RST 5	FF

## Example programs

③  $A - (A) \leftarrow SUB A$   
 MOV B, A  
 DCR B  
 INR B  
 SUI 01H  
 HLT

A	B	S	Z	CY
00H	00H	1	0	0
(-1)H	(+1)H			
00H	00H			

Content of A  
 accumulator

④ Label Mnemonic Operand

A	B	S	Z	CY
8FH			1	
01H				
00H				

1	8F <sub>H</sub>
+ 72H	100
	101H
	CY

JC → If carry flag = 1 then jump to the specified label.

DISPLAY XRA A  
 OUT PORT1  
 HLT

Label	Mnemonic	Operand
(5)	MVI	A,BYTE 1
	ORA	A
	JM	OUTPRT
	OUT	OF <sub>H</sub>
OUTPRT	HLT	
CMA		
ADI		
OUT	01 <sub>H</sub>	JM → Jump on minus
HLT		CMA → complement of A
		01 <sub>H</sub> → ORA → OR with A.

BYTE1 → any 8 bit data

Label	Mnemonic	Operand	
(6)	LXI	H, 2090 <sub>H</sub>	→ H   L 20   90
	SUB	A	→ A 0.0
	MVI	D, OF <sub>H</sub>	→ D OF
LOOP:	MOV	M, A	A 00K
	INX	H	D OF
	DCR	D	D DE 0D
	JNZ	Loop	JNZ → Jump on Non-zero 8
	HLT		

2090	00
2091	00. H
2092	00. A
2093	00
2094	00 0
	00
	00

Simply  
Using  
a Far  
loop.


H	L	
20	70	Initialization Part.
B	05 → 04	
A	01 → 02	
ST: MOV M, A		
INR A		INX → Increment the content of a register pair.
INX H		
DCR B		
JNZ ST		Condition part.
HLT		

2070	01
2071	02 → 04
2072	03 → 03
2073	04 → 02
2074	05 → 01
	0205
	1204

	0205
	0204
	0203
	0202
	0201

⑧ 16 bytes of data are present from memory location  $2050_{16}$  onwards.

Move all these 16-byte to some other memory location  $2070_{16}$  starting from  $2070_{16}$



~~LXI D, 2070H~~

~~MVI H, 2050H~~

~~LOOP: MOV A, M~~

~~STAX D~~

~~INX H~~

~~INX D~~

~~DCR B~~

~~JNZ LOOP~~

~~HLT.~~

10 Bytes of data are present from the memory location  $2050_{16}$  onwards. Do the sum of those numbers.

~~MVI B, 10H~~

~~LXI H, 2070H~~

~~LXI D, 2050H~~

~~LOOP: ADD A, M~~

~~P2 ①~~

~~78 ②~~

~~16A~~

~~FB~~

~~265~~

One needs to handle the carry bit generated each time by another memory.

Repeat the same question for negative numbers.

- ① A block of data is stored in memory locations from  $XX55H$  to  $XX5AH$ . Transfer the data to the locations  $XX80H$  to  $XX85H$  in the reverse order.
- ② A string of six data bytes is stored starting from memory locations  $2050H$ . The string includes some blank. Write a program to eliminate those blanks.
- ③ A set of 8 bytes is stored in the memory locations starting from  $XX50H$ . Check each data bytes for bits D<sub>7</sub> and D<sub>0</sub>. If D<sub>7</sub> or D<sub>0</sub> is 1, reject databytes; Otherwise, store the databytes at memory locations starting at  $XX60H$ .
- Data:  $80H, 32H, E8H, 78H, F2H, 67H, 35H, 62H$
- ④ A set of 10 bytes is stored in memory. Starting with address  $XX50H$ . Write a program to check each bytes and save the bytes that are higher than  $60_{10}$  and smaller than  $100_{10}$  in memory locations starting from  $XX60H$ .
- Data:  $6F_{16}, 28H, 5AH, 49H, C7H, 3FH, 37H, 3BH, 78H, 64H$

Due date  
18th August  
2022

LXI, H, 2050H

8000	21
8001	30
8002	20

Addressing  
Modes

Memory Address: 8 < 3803

## Instructions & Data Formats

1 byte-Instruction

2 bytes-Instruction

3 bytes-Instruction

### 1-byte Instructions

Mnemonic      Operand

MOV

[A]

$\Rightarrow 4FH$

ADD

[B]

$\Rightarrow 80H$

CMA

-

$\Rightarrow 2FH$

16-bytes of data are present from the memory location  $2050_H$  onwards.  
Move all these 16-byte to some other memory location from  $2070_H$

### 2-byte Instructions

MVI - H A, 05H  
 machine code: 3E 05  
 address: 2050H

### 3+byte Instructions

First byte: Mnemonic Equivalent  
 Machine code  
 Second byte and Third byte  $\rightarrow$  Address  
 LXI - H 2050H

Code	Registers
000	B
001	C
010	D
011	E
100	H
101	L
110	A
111	Reserved for memory related operators

MOV C, A Register Pairs

01 00 1111  
 C A

RAL: (07)H  
 0000 0111

Code	Registers
00	BC
01	DE
10	HL
11	AF or SP

ADD B

80H  
 1000 01000

### Data Format

8085  $\rightarrow$  8-bit processor.

10 00000000

08 10000000

09 00000001

- ASCII: 7-bit alphanumeric characters.

- BCD (Binary coded decimal no.s)

→ Ten digits (0, 9)

→ 4 bits are used.

### Signed Integer

- 8-bit

- Positive No.:-

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
0	0	0	0	0	0	0	0
0	1	1	1	1	1	1	1

0 0000 0000  $\Rightarrow$  00H  
 0 1111 1111  $\Rightarrow$  FFH

## Negative Numbers

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
1	1	1	1	1	1	1	1

⇒ All -ve numbers will be represented in its 2's complement form.

$$\rightarrow 80_H - FF_H$$

## Unsigned Numbers

$$\rightarrow 00_H - FF_H$$

## Addressing Modes

→ Direct Addressing Mode [LDA 2050<sub>H</sub>] [e.g. JNZ XX<sub>H</sub>]

→ Register Addressing Mode [MOV c, A] A ← (M)

→ Register Indirect Addressing Mode [MOV. A, M] M pair contains the address of this data.

→ Immediate Addressing Mode [LXI, H, 2050<sub>H</sub>, MVI A, 50<sub>H</sub>]

→ Implicit Addressing Mode [RAL, CMA]

## Microprocessor Architecture and its Operations

~~Block diagram of 8085 microprocessor~~

~~Internal Microprocessor~~

→ Microprocessor Initiated Operations

→ Internal Operations

→ Peripherals for externally initiated operations

→ Microprocessor Initiated Operations:


- Memory Read,
- Memory Write } → communication
- I/O Read,
- I/O Write. } → oriented, i.e., in form of I/O.

→ Address bus. (Collection of lines) (Unidirectional) (Read and Write)

→ Data bus. (Bidirectional) (Read and Write data)

→ Control Signals. (Unidirectional).

(Store Address in Registers).



## Internal Data Operations


- Store 8-bit data
- Perform arithmetic and logical Operations
- Test for conditions.
- Sequence the execution operation
- Temporary store of data after execution of an instruction.

## Peripheral for Externally Initiated Operations

- External Devices can initiate,
- \* Reset
- \* Interrupt
- \* Ready
- \* Hold


## Microprocessor Initiated Operations

- Memory Read and write
- I/O Read or Write




### Control Signals

- Memory Read (MEMR)
- Memory Write (MEMW)
- Chip Select (CS)



Decoder



IN

OUT

EN

Z-state

IN

OUT

EN

<u>EN</u>	<u>IN</u>	<u>OUT</u>
0	0	$Z=0$
0	1	$Z=0$
1	0	1
1	1	0


4x8-bit Register

I<sub>0</sub>-I<sub>7</sub>


4x8 bit Register using

2 4x4 bit Registers

(I<sub>0</sub>-I<sub>3</sub>)      (I<sub>4</sub>-I<sub>7</sub>)




(O<sub>0</sub>-O<sub>3</sub>)




8x4-bit Register with 2 4x4-bit Registers.

## Memory Design



A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	0
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1


Design with extra bit A<sub>3</sub>=0<sub>1</sub>



In 8085, 16 Address lines are present

In order to access 256 memory location  $\frac{1}{8}$  byte of memory address lines are sufficient.


256 byte of memory



New Address range,  $8000H \rightarrow 80FFH$

$A_5 - A_8$   
1000 0000  
80H

For accessing  
1KB address lines  
( $2^10$ ) 10 address lines  
of 8M is required.



### I/O Devices

→ Assign address

→ 8-bit address ← port number (to identify the bit address)

→ 16-bit address

Peripheral Mapped I/O


IN 05H (Range 00H

OUT 05H


to FFH)

Memory Mapped I/O.

① Are the address lines and data lines directly connected to I/Os?




Reading and Writing in Memory Chip



Three signals are there in the Microprocessor to detect  
Memory chip or I/O Devices. with the read write  
combinations → I<sub>O/M</sub>, S<sub>I</sub>, S<sub>O</sub>

## Tri-State Buffers & 74LS244

IO/M	S <sub>1</sub>	S <sub>0</sub>
Opcode Fetch 0	1	1
M RD 0	1	0
M WR 0	0	1
IO RD 1	1	0
IO WR 1	0	1



Decoder: 74LS138

Priority Encoder: 74LS148

D-Latch: 74LS373

## Microprocessor Architecture

### Basic Limitation


- 16-bit address

↳ lower order signals are shared with both address and data bus.

• 8085


- Address Bus (16-bit)

- Data Bus (8-bit)



### Types of Signals

- Address Bus (A<sub>15</sub>-A<sub>8</sub>)
- Data Bus (AD<sub>7</sub>-AD<sub>0</sub>)
- Control and Status Signals (IO/M-S<sub>0</sub>)
- Power supply and Frequency Signal (X<sub>1</sub>, X<sub>2</sub>, V<sub>DD</sub>, V<sub>SS</sub>)
- Exactly Initiated Signals (TRAP-INTA)
- Serial I/O Ports (SOD, SIOL)



### Various Control and Status Signals

Machine Code	IO/M	S <sub>i</sub>	S <sub>o</sub>	Control Signals
OpCode Fetch	0	1	1	RD=0
Memory Read	0	0	0	RD=0
Memory Write	0	0	1	WR=0
I/O Read	1	1	0	RD=0
I/O Write	1	0	1	WR=0
Interrupt Ack	1		1	INTA=0
Reset	Z	X	X	RD, WR=Z
Hold	Z	X	X	INTA=1
Halt	Z	0	0	

### Microprocessor Lab

- 1) Write the assembly language program to place 7AH in register D and 6BH in register C. Add the above two numbers. Transfer the result of addition to register H. Subtract 03H from the result. Store the final result in register E.

Register	Output
D	6BH
H	7AH
E	E5H
A	E2H
	E3H

21 10A  
11B  
12C 15  
13D.  
14.E

<u>Address</u>	<u>Mnemonics</u>	<u>Opcode</u>
2000	<u>MVI D,7AH</u>	16 }
2001	<u>D 7AH</u>	7A }
2002	<u>MVI C,6BH</u>	0E }
2003	<u>C 6BH</u>	6B }
2004	<u>MOV A,D</u>	7A -
2005	<u>ADD C</u>	81 -
2006	<u>MOV H,A</u>	67 -
2007	<u>MVI B,03H</u>	069
2008	<u>B 03H</u>	03 }
2009	<u>SUB B</u>	90 -
200A	<u>MOV E,A</u>	5F -
200B	<u>RST 5,9</u>	EF -

2) Write the assembly language program to fill 20 bytes of memory starting from  $F250H/3050H$  with natural numbers in increasing order.

Result:-

<u>Memory Location</u>	<u>Content</u>
$F250H/3050H$	01
$F251H/3051H$	02

<u>Address</u>	<u>Mnemonics</u>	<u>Opcode</u>
2000	<u>MVI B,14H</u>	06 }
2001	<u>B 14H</u>	14 }
2002	<u>MVI A,01H</u>	3E }
2003	<u>A 01H</u>	01 }
2004	<u>LXI H,3030H</u>	21 }
2005		50 }
2006		30 }
2007	<u>MOV M,A,</u>	77 }
2008	<u>INR A</u>	3C }
2009	<u>INX H</u>	23 }
200A	<u>DCR B</u>	05 }
200B	<u>JNZ ST</u>	HLT

Address	Mnemonics	Hex opcode
200B	JNZ, 2007H	C2
200C		07
200D		20
200E	HLT	76
200F	RST 5	EF

(3) Write an Assembly language program to generate a AP series of 8 terms with common Difference 2 and store the series in the memory location starting from


FA00H / 3500H.

Address	Mnemonics	Hex opcode
3500H	MVI C, 02H	0EH
3501H		02H
3502H	MVI B, 08H	06H
3503H		08H
3504H	SUB A	97H
3505H	LXI H, 3500H	21H
3506H		00H
3507H		35H
3508H	MOV M, A	77H
3509H	ADD C	81H
350AH	INX H	23H
350BH	DCR B	03H
350CH	JNZ, 3508H	C2
350DH		08H
350EH		35H
350FH	RST 5	EF

(4) Store the Number 24H in 30 Successive Memory locations

Address	Mnemonics	Hex opcode
3800H	MVI A, 24H	3EH
3801H		24H
3802H	MVI C, 1EH	0EH
3803H		1EH
3804H	LXI H, 3000H	21H
3805H		00H
3806H		30H

LXI .H, 3500H  
 SUB A  
 MVI C, 02H  
 MVI B, 08H  
 ST → MOV M, A  
 ADD C  
 DEX H  
 DCR B  
 JNZ ST  
 HLT



MVI A, 24H  
 LXI H, 3000H  
 MVI C, 1EH  
 ST → MOV M, A  
 INX H  
 DCR C  
 JNZ ST  
 HLT,

<u>Address</u>	<u>Mnemonics</u>	<u>Hex Code</u>	<u>Comments</u>
<u>3807H</u>	<u>MOV M,A</u>	<u>77H</u>	<u>END</u>
<u>3808H</u>	<u>INX H</u>	<u>23H</u>	
<u>3809H</u>	<u>DCR C</u>	<u>0DH</u>	
<u>380AH</u>	<u>JNZ,3807H</u>	<u>C2H</u>	<u>380A</u>
<u>380BH</u>		<u>07H</u>	
<u>380CH</u>		<u>38H</u>	<u>Initial Address A no address</u>
<u>380DH</u>	<u>RST 5</u>	<u>EFH</u>	<u>Line connect 8 to 20 lines</u>


## Microprocessor Communication

### And Bus timings

- Bus Timings  $\Rightarrow$  At time instants different buses will be used.

16-bit address bus

- lower order  $AD_0 - AD_7$  is used in multiplexed manner.




- Step 1  $\rightarrow$  keeping address bits in the address bus.
- Step 2  $\rightarrow$  sending control signal for memory read.

## Opcode Fetch

## Timing Diagram

## Clock Memory Cycle



- Opcode fetch.
- Memory Read.
- Memory Write.
- I/O Read.
- I/O write.

~~Halt~~

~~Reset~~

↓ ~~Interrupt Ack.~~

Acknowledge.

→ Halt

→ Hold

→ Reset.

If freq of clock,  $f = 3 \text{ MHz}$

$$\therefore T = \frac{1}{f}$$

$$\therefore \text{Total } T = \frac{1}{f} \times 10 \Rightarrow LXI \ H, 2050_H$$

SUB A = XOR A = Makes Accumulator content 0.

Opcode fetch  $\leftarrow XX \rightarrow 4 - \text{T states}$   
 Memory Read  $50 \rightarrow 3 - \text{T states}$   
~~20~~  $\rightarrow 3 - \text{T states}$

T  $\rightarrow$  clock cycles passed.  
 $\rightarrow$  Total 10 - T States.


MVI A, 32H

2011

3E

2012

32



Total

7 T states.

For Opcode fetch  $\rightarrow 4 - \text{T states}$ , Memory Read  $\rightarrow 3 - \text{T states}$ .

So

STA, 2055H  $\rightarrow$  Done by Decisions are taken by Instruction Decoder.  
 $4T \leftarrow XX \rightarrow$  Opcode fetch  
 $3T \leftarrow 65 \rightarrow$  Memory Read  
 $3T \leftarrow 20 \rightarrow$  Memory Read  
 $3T \leftarrow \text{---} \rightarrow$  Memory Write.

4 Memory Cycles

Total 13 T states.

Q1) Store two 16 bit numbers in different memory locations. Add these two 16 bit numbers. Store the result in a memory location:

<u>Address</u>	<u>Mnemonics</u>	<u>Hexcode</u>
2000	LXI H, A95B <sub>H</sub>	
2000	MVI A, 5B <sub>H</sub>	3F <sub>H</sub>
2001		5B <sub>H</sub>
2002	MVI A, A9	
2002	STA 3000 <sub>H</sub>	32 <sub>H</sub>
2003		00 <sub>H</sub>
2004		30 <sub>H</sub>

~~205B~~  
~~LXI H, A95B<sub>H</sub>~~  
~~LXI B, F7D4<sub>H</sub>~~  
~~MVI A, H~~  
~~ADD B~~

0800<sub>H</sub> LXI H, A95B<sub>H</sub> → 8711 → } CP      A 90X = A 80X  
 0800<sub>H</sub> MVI A, H → 8712 → } CD      C D C D → FEEA TVM  
 0800<sub>H</sub> STA 3000<sub>H</sub> → 8713 → } AB      ABAB → 1102  
 0800<sub>H</sub> ADD B → 8714 → } AB      ~~ABAB~~ → 8102

Q2) Write an assembly language program to generate a GP series of 8 terms with common factor 2 and store the series in the memory location starting from FB004

<u>Address</u>	<u>Mnemonics</u>	<u>Hexcode</u>
2011	LDA, 2050H	
2012		
2013		
2014	MOV B, A	
2015	LDA, 2052H	
2016		
2017		
2018	ADD B	
2019	STA, 3050H	
202A		
202B		
202C	LDA 2051H	
202D		
202E		
202F	MOV B, A	
2030	-LDA, 2053	
2031		
2032		
2033	ADC B	
2034	STA 3051	
2035		
2036		
2037	' RST 5 '	

JNC 2037  
 MVI A, 01H  
 STA 3052  
 RST 3  
 SUB A, AX  
 ADC AX  
 STA 3053

2) LXI H, FB00H  
 MVI A, 01H  
 MVI B, 08H  
 ST → MON  
 INX  
 ADD  
 DCR  
 JNZ  
 HLT.

SUB A		Data
ADC	ADD	
FB00	01	
FB01	02	
02	04	
03	08	
	008	
	1.7	
0.7		
	008	

Subset memory  $\Rightarrow$  2050  $\rightarrow$  01, 5B  
 (extmem). 2051  $\rightarrow$  00, A9  
 2052  $\rightarrow$  02, D4  
 2053  $\rightarrow$  00, F7

A9 5B  
 F7D4

A12F

<u>Address</u>	<u>Mnemonics</u>	<u>Hex code</u>	
2000	LHLD 2050	2A	<del>AVI C,00</del>
2001		50	
2002		20	
2003	XCHG	EB	<del>2B</del>
2004	LHLD 2052	2A	<del>02</del> , <del>2F</del> , A1, 2F
2005		52	
2006		20	
2007	DAD D	19	<del>INC 2008</del>
2008	SHLD 3050	22	<del>INRC</del>
2009		50	
200A		30	
200B	<del>SUB A</del>	07	<del>MOV A,C</del>
200C	<del>ADC A</del>	8F	<del>STA 3052</del>
200D	<del>STA 3052</del>	32	<del>RET,</del>
200E		53	
200F		30	
2010	RST 5	EF	

2) LXI H, FB00H

MVI A, 01H

$$A = 01 = 1$$

MVI B, 08H

$$B = 08 = 2$$

MVI C, 02H

$$C = 02 = 2$$

ST  $\rightarrow$  MOV M, AK

$$M = 01$$

INX H

$$D = 2$$

~~MVI D, A~~

$$E = 0$$

~~MVI E,~~

$$F = 0$$

MOV E, C

$$G = 0$$

ST  $\rightarrow$  ADD D.

$$H = 0$$

~~JNZ ST2~~

$$I = 0$$

DCR E

$$J = 0$$

JNZ ST2

$$K = 0$$

DCR B

$$L = 0$$

JNZ ST

$$M = 0$$

HLT

$$N = 0$$

# Q1) Method I & Using 8 Bit Instructions

Address	Mnemonics	Hexcode	Comments
2050	A958	58	
2051		A9	<del>2050</del> $\leftarrow A958_4$
2052	F7D4	D4	
2053		F7	<del>2052</del> $\leftarrow F7D4_4$
2060	MOV C, 00H	0000 0000 0000 0000	C $\leftarrow 00_4$
2001		00	
2002	LDA, 2050H	0000 0000 0000 0000	
2003		00	
2004		50	
2005		20	
2006	MOV B, A	0000 0000 0000 0000	B $\leftarrow A$
2007	LDA 2052H	0000 0000 0000 0000	
2008		52	
2009		20	
200A	ADD B	0000 0000 0000 0000	A $\leftarrow A+B$
200B	STA 3050H	0000 0000 0000 0000	3050 $\leftarrow A$
200C		50	
200D		30	
200E	LDA 2051H	0000 0000 0000 0000	
200F		3A	A $\leftarrow 2051_4$
2010	MOV B, A	0000 0000 0000 0000	B $\leftarrow A$
2011	LDA 2053H	0000 0000 0000 0000	A $\leftarrow 2053_4$
2012		3A	
2013		53	
2014	ADC B	0000 0000 0000 0000	A $\leftarrow A+B+cy$
2015	STA 3051H	0000 0000 0000 0000	3051 $\leftarrow A$
2016		32	
2017		51	
2018		20	
2019	INC 201CH	0000 0000 0000 0000	if (!cy)
201A		1C	Jump to 201CH
201B		20	
201C	INR C	0000 0000 0000 0000	C $\leftarrow C+01_4$
201D	MOV A,C	0000 0000 0000 0000	A $\leftarrow C$
201E	STA 3052H	0000 0000 0000 0000	3052 $\leftarrow A$
201F		32	
2020	RST 5	EF	Reset

Result  $\Rightarrow$

2050	58
2051	A9
2052	D4
2053	F7

3050	2F
3051	A1
3052	01

$A958_4$   
+  $F7D4_4$   
 $1A12F_4$

# Q1) Method 2 Using 16 Bit Instructions

<u>Address</u>	<u>Mnemonics</u>	<u>Hexcode</u>	<u>Comments</u>
2050	A958	5B	$2050_4 \leftarrow A95B_4$
2051		A9	
2052	F7D4	D4	$2052_4 \leftarrow F7D4_4$
2053		F7	
2000	MVI C, 00H	00	C $\leftarrow 00_4$
2001		00	
2002	LHLD 2050H	2A	H-L $\leftarrow 2050_4$
2003		50	(H $\leftarrow 2051_4$ & L $\leftarrow 2050_4$ )
2004		20	
2005	XCHGD	EB	D $\leftarrow H \& E \leftrightarrow L$
2006	LHLD 2052H	2A	H-L $\leftarrow 2052_4$
2007		52	
2008		20	(H $\leftarrow 2053_4$ & L $\leftarrow 2052_4$ )
2009	DAD D	19	H $\leftarrow H+D$ & L $\leftarrow L+E$
200A	SHLD 3050H	22	3050 $\leftarrow L$ &
200B		50	
200C		30	3051 $\leftarrow H$
200D	JNC 2011H	D2	If (!CY)
200E		11	
200F		20	Jump on 2011H
2010	INR C	0C	C $\leftarrow C + 01_4$
2011	MOV A,C	00	
2012	STA 3052H	32	A $\leftarrow C$
2013		52	
2014		30	3052 $\leftarrow A$
2015	RESET	EF	Reset

Results

2050	5B
2051	A9
2052	D4
2053	F7

3050	2F
3051	A1
3052	01

Res

Q2) Address

	<u>Mnemonics</u>	<u>Hexcode</u>	<u>Comments</u>
4000	LXI H, FB00 <sub>H</sub>	21 00 FB	H-L $\leftarrow$ FB00 <sub>H</sub> (H $\leftarrow$ 00 <sub>H</sub> & L $\leftarrow$ FB <sub>H</sub> )
4001			
4002			
4003	MVI A, 01 <sub>H</sub>	3E 01	A $\leftarrow$ 01 <sub>H</sub> (a)
4004			
4005	MVI B, 08 <sub>H</sub>	06 08	B $\leftarrow$ 08 <sub>H</sub> (n)
4006			
4007	MVI C, 02 <sub>H</sub>	0E 02	C $\leftarrow$ 02 <sub>H</sub> (r)
4008			
4009	MOV M, A	77	M $\leftarrow$ A
400A	INX H	23	H-L $\leftarrow$ H+10 <sub>H</sub>
400B	<del>MVI D, 00<sub>H</sub></del>	<del>1E 00</del>	
400C	<del>MOV E, C</del>	<del>59</del>	
400D	<del>MOV D, A</del>	<del>57</del>	
400E	<del>SUB A</del>	<del>97</del>	A $\leftarrow$ A - A = 0
400F	<del>MOV E, C</del>	<del>59</del>	E $\leftarrow$ C
4010	<del>ADD D</del>	<del>82</del>	A $\leftarrow$ A + D
4011	<del>DCRE</del>	<del>1D</del>	E $\leftarrow$ E - 01 <sub>H</sub>
4012	<del>JNZ 400E<sub>H</sub></del>	<del>C2 0E 40</del>	<del>IF (!Z)</del> <del>Jump on 400E<sub>H</sub></del>
4013	<del>DCRB</del>	<del>05</del>	B $\leftarrow$ B - 01 <sub>H</sub>
4015	<del>JNZ 4009<sub>H</sub></del>	<del>C2 09 40</del>	<del>IF (!Z)</del> <del>Jump on 4009<sub>H</sub></del>
4016			
4017			
4018	RST 5	EF	Reset

Result

FB00	01
FB01	02
FB02	04
FB03	08
FB04	10
FB05	20
FB06	40
FB07	80

