



## \* Digital Computers

- Digital Computers having a microprocessor as its CPU [ Central Processing Unit ].
- CPU combined with memory & VO devices forms a Digital Computer.




- \* Microprocessor basics & Intel series.
- Microprocessor is a Central Processing Unit CPU
- It is having following blocks.
  - ALU (Arithmetic & Logic Unit)
  - Register Array
  - Control Unit
- It is made up of transistors, resistors & diodes in a single integrated chip.

## Buses in 8085 Microprocessor



## Programming Model of 8085



## Flag Register of 8085

S Z Ac P C

- It Shows Status of Program
- In 8085, Flag register is of 8 bits.
- There are 5 flag bits in flag register of 8085.

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
S	Z	-	AC	-	P	-	C <sub>7</sub>

S - Sign flag - MSB of ALU (Accumulator A)

Z - zero flag - Operation of Acc. A = 00H

AC - Auxiliary Carry - Nibble to Nibble Carry in Operation  
[D<sub>3</sub> to D<sub>4</sub> carry] 

P - Parity flag - Even Parity of ALU (Acc. A)

C<sub>7</sub> - Carry flag - Carry in Operation of ALU (Acc. A).

$$\begin{array}{l}
 \boxed{\text{Ac} = 1} \quad \boxed{1} \\
 H = \quad \begin{array}{cc} B & C \end{array} \quad 12 + 13 = 25 \quad \begin{array}{r} 1110 \\ 1011 \\ \hline 1101 \end{array} \quad \begin{array}{r} 1100 \\ 1101 \end{array} \\
 A = \quad \begin{array}{cc} P & D \end{array} \\
 A = \quad \boxed{0} \quad 9 \quad 9 \\
 \hline
 \text{ADD H} \quad \boxed{C_7 = 1}
 \end{array}$$

MSB (S=1) ↑  
 four 1's →  $\boxed{P=1}$

$\boxed{Z=0}$   $\neq 00H$

# Control Signals and Status Signals in 8085

YouTube  
Engineering  
Junction

ALE - Address Latch Enable

- It is active high signal
- It used to demultiplex  $AD_0 - AD_7$  lines.
- If  $ALE = 1 \rightarrow AD_0 - AD_7 = A_0 - A_7$
- $ALE = 0 \rightarrow AD_0 - AD_7 = D_0 - D_7$

RD - Read data

- It is active low signal.
- If  $\overline{RD} = 0 \rightarrow$  MPU performs Read Op<sup>n</sup>.

WR - Write data

- It is active low signal.
- If  $\overline{WR} = 0 \rightarrow$  MPU performs write Op<sup>n</sup>.


I/O/m - Input Output / Memory

- It is used to differentiate I/O & memory devices.
- $I/O/m = 1 \rightarrow I/O$  Op<sup>n</sup>.
- $I/O/m = 0 \rightarrow$  Memory Op<sup>n</sup>.


S<sub>0</sub> & S<sub>1</sub> - These are status signals.

	<u>I/O/m</u>	<u>S<sub>1</sub></u>	<u>S<sub>0</sub></u>	
Opcode Fetch	0	1	1	$\overline{RD} = 0$
Mem. Read	0	1	0	$\overline{RD} = 0$
Mem. Write	0	0	1	$\overline{WR} = 0$
I/O Read	1	1	0	$\overline{RD} = 0$
I/O Write	1	0	1	$\overline{WR} = 0$
Interrupt Ack.	1	1	1	$\overline{INTA} = 0$
HALT	z	0	0	$\overline{RD}, \overline{WR} = z$
HOLD	z	x	x	
RESET	z	x	x	$\overline{INTA} = 1$

## Generation of Control signals in 8085




## Address Data Demultiplexing in 8085




- AD<sub>0</sub> to AD<sub>7</sub> is time multiplex Add-data lines.
- to interface 8085 with mem., Input & output devices, it is compulsory to demultiplex Add & data.

Memory write timing Diagram & working in 8085



- MVI A, 32H

Opcode Fetch      Mem. Read.



## Timing Diagram of MVJ Instruction

- MVJ A, 32H

- Opcode fetch, Mem. Read

Memory Layout

2000 H

2001 H


data

3EH. (opcode)

32H. (mem. rd.)

Opcode fetch

Memory Read.



## Addressing modes in 8085

- There are five addressing modes in 8085

- ① Immediate addressing mode
- ② Direct addressing mode
- ③ Indirect addressing mode
- ④ Register addressing mode
- ⑤ Implied Addressing mode

- Immediate Addressing mode


- In this mode, the 8/16 bit data is specified in the instruction itself as one of its Operand.

- e.g.  $MVI A, 2F H$  | - In this mode we directly transfer data into register.  
 $A = 2F H$

- Direct Addressing mode

- In this mode, data is directly copied from given add. to the register.

- e.g.  $LDA 5000 H$ .




- Indirect Addressing mode

- In this mode, data is transferred from memory location pointed by register.

- e.g.  $LDAX B$

B	C
10	50



## Register Addressing Mode

- In this mode, we copy data from one register to other register.

e.g.  $\text{MOV } A, B$

before execution

$$\begin{array}{l} A = 10 \text{ H} \\ B = 20 \text{ H} \end{array}$$

$\rightarrow$  After execution

$$\boxed{\begin{array}{l} A = 20 \text{ H} \\ B = 20 \text{ H} \end{array}}$$

## Implied Addressing Mode

- In this mode, we don't need any operand.
- data execution will happen with that register only.

e.g.  $\text{CMP } A$

$$A = CC \text{ H}$$

$$A = CC \text{ H} \quad 1100 \quad 1100$$

$\downarrow$  1's Comp.

$$\boxed{0011 \quad 0011}$$

$\downarrow$

$$\boxed{A = 33 \text{ H}}$$

Memory mapped IO and IO mapped IO in 8085

### Memory mapped IO

- IO is treated as memory
- 16 bit Addressing ( $A_0 - A_{15}$ )
- It can Address  $= 2^{16}$   
 $= 64\text{ K}$
- No of devices  $= 65536$
- More decoder hardware
- Available memory is less
- $\overline{MIRD}$  &  $\overline{MEWR}$  control signal with IO.
- Instruction e.g.

LDA xxxx H.

STA xxxx H.


MOV A, M

### IO mapped IO

- IO is treated as IO.
- 8 bit Addressing ( $A_0 - A_7$ )
- It can Address  $= 2^8$   
 $= 256$
- No of devices  $= 256$
- Less decoder hardware.
- Available memory is more.
- $\overline{IOR}$  and  $\overline{IOW}$  control signal with IO.
- Instructions e.g.

IN xxxx H

OUT xxxx H.




## Engineering funda

ISR (Interrupt Service Routine) in 8085  
Interrupt process in 8085 microprocessor.

Step 1 - The Interrupt process should be enabled by writing the EI instruction and disabled by DI instruction

- EI [Enable Interrupt]
  - 1 byte instruction
  - It is used to enable interrupt
- DI [Disable Interrupt]
  - 1 byte instruction
  - It is used to disable interrupt



Step 2 - During execution of program in 8085, CPU checks the INTR line during execution of all instruction.

Step 3 - If the INTR is high and interrupt is enabled, then CPU completes current instruction and then disable interrupt flip-flop and then sends INTA [Interrupt Acknowledge] (Active low signal). The processor can not accept any interrupt request until the interrupt F.F. is enabled again.

[Page] → [0000 H] FFFF H.



Step 4 - The INTA is used to insert RET Instruction through external hardware.  
- The RET instruction is 1 byte instruction which transfers program control to specific location or O0H page.

Step 5 - When CPU receives RET instruction, it saves the memory address of next instruction on the stack.  
- Then program control get transferred to new location on page 00H.

Step 6 - After performing interrupt task, CPU again jumps to original program. That subroutine is known ISR (Interrupt Service Routine)

Step 7 - The ISR should include EI at the beginning.  
Step 8 - at the end of ISR, RET instruction restores the memory add. of original add.

## Generation of control signals using decoder



\* Crystal frequency and microprocessor frequency in 8085

- Crystal Oscillator is connected in between X<sub>1</sub> and X<sub>2</sub> terminals of 8085 to provide crystal frequency.
- It is used for synchronization in 8085.

$$f_{\text{cry}} = 6.144 \text{ MHz.} \approx 6 \text{ MHz}$$

$$f_{\text{sup}} = \frac{f_{\text{cry}}}{2} = 3.072 \text{ MHz} \approx 3 \text{ MHz.}$$

RESET IN, RESET OUT Pins in 8085 Microprocessor

### RESET IN


- It is active low signal.
- If this pin is 0, then CPU will get reset.
- When CPU is reset, then all registers including PC. Program Counter will get cleared to zero.

$$PC = 0000 \text{ H.}$$

- So CPU will fetch its next instruction from 0000 H location of address.
- During reset operation, all the buses are in high impedance state or tri-state. So power consumption is also very less.

### RESET OUT



- It is active high signal.
- When this pin is active high, it will reset interfaced devices with it.
- All the peripherals are connected to Reset out along with clock out.



RST Instruction for Interrupt in 8085

- RST Instruction will transfer program at 00H page.
- It is similar to Call Instruction.
- At the beginning PC (Program Counter) address will be stored at Stack.
- When processor encounters RET Instruction, Program Counter will restore it's address from Stack.
- To insert this one of RST Instruction using external hardware, INTA (Interrupt Acknowledge) signal will be used.

Mnemonic	Hex Code	Cell location In Hex	Stack
RST 0	C7 H	0000 H	→ 0008 H RET PC → C3C1H
RST 1	CF H	0008 H	
RST 2	D7 H	0010 H	
RST 3	DF H	0018 H	
RST 4	E7 H	0020 H	
RST 5	EF H	0028 H	
RST 6	F7 H	0030 H	
RST 7	FF H	0038 H	
00 page.			



## Hardware Interrupts in microprocessor 8085

- Interrupt is a signal to the processor, generated by Hardware / Software indicating an immediate attention needed by an event.

In 8085, there are 5 hardware interrupt.

No	Name	Priority	Vector Add	Masking	Types of trigger
1	TRAP	highest	0024H	NMI	edge & Level
2	RST 7.5	↓ <sup>a</sup>	003CH		edge trigger
3	RST 6.5	↓ <sup>a</sup>	0034H	maskable	
4	RST 5.5	↓ <sup>a</sup>	002CH		Level trigger
5	INTR	lowest	NVI [Non Vectored Interrupt]		

[RST 0, RST 1, ..., RST 7]

(EI) (DI)



## GATE examples on Interrupt in Microprocessor 8035

- \* The number of hardware interrupts present in 8085 are

- ① 1      ② 4      ③ 5      ④ 13      TRAP  
PSTS.5      PST 6.5      PST 7.5  
INTR.

- \* In 8085 RIP the RST 6 instruction transfers the program execution to following Location 001<sup>RST 75</sup>  $2 \times 8 = 48$

- $$\checkmark \textcircled{1} \quad 30 \text{ H} \quad \textcircled{2} \quad 24 \text{ H} \quad \textcircled{3} \times 48 \text{ H} \quad \textcircled{4} \quad 60 \text{ H} \quad \begin{array}{r} \text{Page} \\ \downarrow \\ \boxed{100} \end{array} \quad \frac{= 30 \text{ H}}{30 \text{ H}}$$

- \* In a Microprocessor, The service routine for a certain interrupt starts from a fixed location of memory which can not be externally set, but the interrupt can be delayed or vectored such an interrupt is

- ① Non maskable & Non vectored → Maskable.  
→ Vectored
  - ② Maskable & Non Vectored
  - ③ Non maskable & Vectored
  - ④ Maskable & vectored.

## Stack in microprocessors 8085


### \* Basics of stack

- Stack is a group of memory locations
- It is used for storage of information during execution of program
- Stack follows LIFO [ Last In First Out ]
- Stack is used for storing & retrieving data but it does not used for data storage.

### \* Stack Instructions


#### ① LXI SP

- This instruction will define the beginning add. of stack.
- e.g. LXI SP, 60FFH.



#### ② PUSH RP



- This instruction is used to load data of Reg. pair on the stack.
- It is postdecrement instruction
- e.g. Push B



#### ③ POP RP

- This instruction is used to retrieve data from stack.
- It is post increment instruction.

- e.g. POP H  
POP PSW



## Example on Stack in Microprocessor 8085


Determine the values of DE pair & program status word after executing the program  $SP = FFFF\text{ H}$ ,  $BC = 3025\text{ H}$ ,  $HL = B315\text{ H}$

Push B

Push H

POP D

POP PSW



## Programmable Interrupt Controller (8259 A)

### Outlines

- Basics of 8259 A
- Features of 8259 A
- Block diagram of 8259 A
- Working of 8259 A.
- Operation of 8259 A


### Basics of 8259 A

- 8259 A is designed to operate with CPU 8085 with (INTR / INTA) pins.
- 8085 CPU has limited hardware interrupts with limited interrupt priority.
- Extra hardware is req'd to insert RST instructions.
- 8259 A overcomes these limitations of CPU 8085.
- 8259 A can be employed with 16-bit Intel CPU as 8086/8088.

### Features of 8259 A

- It manages eight interrupt requests.
- It can vector an interrupt anywhere on memory map through program control without additional Hardware.
- It can solve eight levels of interrupt priorities in a variety of modes.
- With additional 8259 A devices, the priority scheme can be expanded to 64 levels.

Block Diagram of 8259 A




### Operation of 8259A

1. One or more interrupt request lines go high on service.
2. 8259 A resolves priority and sends INTR to 8086.
3. The 8086 acknowledges the interrupt by INTA.
4. After INTA, Opcode for CALL Instruction is placed on data bus.
5. Due to CALL instruction 8086 (8085) sends two more INTA signals.
6. At 1<sup>st</sup> INTA, 8259A place low add. on data bus and at 2<sup>nd</sup> INTA, 8259A place high add. on data bus.
7. Program Sequence now transferred to location specified by CALL instruction.

## Direct Memory Access (DMA) [8259]

### Outline

- Basics of DMA
- HOLD and HLDA Signals in Microprocessor
- DMA data transfer block diagram
- Working of DMA



### \* Basics of Direct Memory Access

- The Direct memory Access DMA is a process of comm. or data transfer controlled by an external peripheral.
- In situations, in which the MPU controlled data transfer is too slow, the DMA is generally used.
- e.g. - Data transfer between a floppy disk and R/W memory.


### \* HOLD and HLDA Signals in MPU 8085

- HOLD - It is active high Signal to the MPU 8085.
- Another Master is requesting the use of address and data buses.
  - After HOLD signal received by MPU, MPU relinquishes the buses in the following machine cycles.
  - All buses are tri-stated and a Hold Acknowledge (HLDA) signal is sent out.
  - MPU regains the control of buses after HOLD goes low.

- HLDA - It is hold Acknowledge Signal.

- This is an active high signal by MPU indicating that the MPU is relinquishing the control of the buses.

## DMA data transfer block diagram



## Working of DMA

- DMA sends HOLD signal to CPU
- CPU completes current machine cycle and floats Address / data on high impedance mode.
- Then CPU sends HLDA signal to DMA.
- Now DMA takes control of Address / data buses and bypasses CPU to transfer data between peripherals.
- At the end of data transfer HOLD goes low and CPU will take control on Address / data buses.

# Programmable Peripheral Interface [8255]

## Outline

- Basics of 8255
- Control Signals in 8255
- Block diagram of 8255
- Control word of 8255
- Modes of 8255

### \* Basics of 8255

- 8255 (Programmable Peripheral Interface) is designed to increase I/O interfacing capability of 8085.
- It has 24 I/O pins that can be grouped in two 8 bits Parallel ports : A and B, with the remaining 8 bits into Port C.
- Port C can be used as individual bits or can be used as 4 bit ports : C<sub>upper</sub> and C<sub>lower</sub>.
- 8255 functions in following modes
  - I/O Modes [ mode 0, mode 1 & mode 2 ]
  - BSR Mode.

### \* Control Signals of 8255

#### RD [Read]

- Active low signal
- MPU reads data from selected port of 8255

#### WR [Write]

- Active low signal
- MPU writes data on to selected port of 8255

#### RESET


- Active high signal.
- It clears control registers and sets all ports in input mode.

#### CS, A<sub>0</sub> and A<sub>1</sub>


8255 not Selected

CS	A <sub>1</sub>	A <sub>0</sub>	
0	0	0	→ Port A
0	0	1	→ Port B
0	1	0	→ Port C
0	1	1	→ Control register
1	X	X	

Block diagram of 8255




Control word of 8255



## Modes in 8255

- BSR [Bit Set Reset Mode] -



- 10 modes

Mode 0 - Simple 10 for Ports A, B & C.

Mode 1 - 10 port for A and/or B.  
- Port C used as handshake

Mode 2 - Bidirectional data buses for Port A  
- Port B in (Mode 0 or Mode 1)  
- Port C used as handshake.

## Programmable Interval timer (8254 / 8253)

### Outline

- Basics of 8254 / 8253 - working of 8254 / 8253
- Control signals of 8254 / 8253
- Block diagram of 8254 / 8253
- Control register of 8254 / 8253
- Applications of 8254 / 8253

### \* Basics of 8254 / 8253

- 8254 functions like software designed counters and timers.
- It generates accurate time delays.
- 8254 includes three identical 16 bit counters that can operate in 6 different modes.
- 8254 can operate with (DC to 8 MHz) and 8253 can operate with DC to 2MHz
- 8254 includes a status - back command that can latch the count and the status of the counter.

### \* Working of 8254 / 8253


- 16 bit count is loaded in its register.
- On command, it begins to decrement until it reaches 0.
- At the end of the count, it generates a pulse that can be used to interrupt MPU.
- The counter either in binary or BCD

### \* Control signals of 8254 / 8253


- It has  $\overline{RD}$ ,  $\overline{WR}$  and  $\overline{CS}$ , and  $A_0$  &  $A_1$ , as control signals.
- In IO mode,  $\overline{RD}$  &  $\overline{WR}$  is connected to  $\overline{IOR}$  &  $\overline{IOW}$ .

$A_1$	$A_0$	Selection
0	0	Counter 0
0	1	Counter 1
1	0	Counter 2
1	1	Control Register

## Block Diagram of 8254 / 8253



## Control Registers of 8254 / 8253



SC - Select Counter

SC <sub>1</sub>	SC <sub>0</sub>	
0	0	Select Counter 0
0	1	Select Counter 1
1	0	Select Counter 2
1	1	Read back command

m - Mode

M <sub>2</sub>	M <sub>1</sub>	M <sub>0</sub>	
0	0	0	mode 0
0	0	1	mode 1
x	1	0	mode 2
x	1	1	mode 3
1	0	0	mode 4
1	0	1	mode 5

RW/ - Read / write .

RW <sub>1</sub>	RW <sub>0</sub>	
0	0	— counter latch
0	1	— R/W least byte only
1	0	— R/W most byte only
1	1	— R/W least 1 <sup>st</sup> & then most byte.

BCD

0	— Binary Counter 16 bits
1	— BCD Counter (4 decades)

## Applications of 8254 / 8253

- Real time clock
- An event counter
- A digital one shot
- A square wave generator

# Programmable Communication Interface 8251 / 8251A

## Outline

- Basics of 8251
- Working of 8251
- Control signals of 8251
- Block diagram of 8251

## Basics of 8251

- 8251 is a programmable chip designed for synchronous and asynchronous serial data communication.
- 8251A is advanced version of 8251.
- Control logic of 8251 is connected with MPU to determine the function of 8251.
- It converts parallel to serial for transmission and it converts serial to parallel for reception of data.

## Working of 8251

- Transmitter Section
  - Receives parallel data from MPU
  - Converts into serial
  - Transmits serially on TxD line
- Receiver Section
  - Receives serial data on RxD
  - Converts serial into Parallel
  - Transfers data to MPU.
- Thus data transmission can be done for synchronous and asynchronous data transfer.

## Control signals of 8251

$\overline{CS}$  - chip select - Active low signal  
 - It selects 8251 chip

$C/D$  - Control / Data - If it is high (1) then control register is addressed  
 - If it is low (0) then data buffer is addressed


$\overline{WR}$  - Write - Active low signal  
 - This is connected to  $\overline{MEMW}$  or  $\overline{IOW}$  to write data

$\overline{RD}$  - Read - Active low signal  
 - This is connected to  $\overline{MEMR}$  or  $\overline{IOR}$  to Read data

RESET - A high input resets 8251 and forced it to idle mode

$\overline{CS}$	$C/D$	$\overline{RD}$	$\overline{WR}$	
0	1	1	0	- MPU writes instructions in Control register
0	1	0	1	- MPU read status from the Status register
0	0	1	0	- MPU output data to data Buffer
0	0	0	1	- MPU accepts data from data Buffer
1	x	x	x	- chip not selected.

## Block Diagram of 8251




## Series of Memory IC's

- EPROM -(27)
- RAM — (61)

Size	EPROM	RAM
1 KB	2708	6108
2 KB	2716	6116
4 KB	2732	6132
8 KB	2764	6164
16 KB	27128	61128

## Starting and Ending Address Calculation of memory IC's



→ 1 KB Memory

→ Address lines =  $2^{10}$

↓  
10 Address lines.

→ Data lines = 8

→ RAM -  $\frac{\overline{RD}}{\overline{WR}}$  | - ROM -  $\overline{RD}$

→ 2 KB

→ 1 KB Memory

- total Add =  $2 \times 2^{10}$

- Address lines =  $10 = 11$

- Data lines = 8

Starting Address 0000H →


Ending Address 03FFH →

(2KB)

→ 07FFH

→ for 8085 exp., A<sub>0</sub>-A<sub>15</sub>

→ Starting 0000 H.



→ 1 KB Memory, 0344 H. (Starting Address)

(2KB)

0344 H ← Starting Address  
03 FF H  
0743 H ← Ending Address.


→ 1 KB Memory, 15FF H (Ending Address).

(2KB)

15FF H ← Starting Address  
- 03FF H  
1200 H ← Starting Address

Calculation of starting address from ending address with offset.

- Determine the starting address of 4KB memory with ending address BABF H.
- For 4KB memory, If 0000H is starting Address.
- For 4KB
- total Address =  $4 \times 2^{10} = 2^{12}$
- total Address lines = 12
- total data lines = 8



Calculation of size of memory from starting address and ending address.

Determine the size of memory whose starting address & ending address are  $4A00\text{ H}$  &  $69FF\text{ H}$ , respectively.

$$-\text{ Size of memory} = \text{Ending Add} - \text{Starting Address}$$

$$\begin{array}{r} 5^{\text{16}} \\ 69FF\text{ H} \\ - 4A00\text{ H} \\ \hline \text{total size} = 1FFF\text{ H} \end{array}$$

0001    1111    1111    1111

↑  
total 13 lines are there in Address.

$$-\text{ total Add. lines} = 13$$

$$-\text{ Size of memory} = 2^{13} = 2^3 \times 2^{10} = \boxed{8\text{ KB}}$$

Memory expansion by multiple memory interface with processor

Construct  $4K \times 8$  EPROM by using  $1K \times 8$  EEPROM IC's.

- To make  $4K \times 8$  by using  $1K \times 8$  we need 4 IC's of  $1K \times 8$  chip.
- For  $1K \times 8$  chip.

$$\text{Add lines} = 2^{10} = 10 \text{ (Add. lines)}$$


$$\text{Data lines} = 8$$

	$A_{15} A_{14} A_{13} A_{12}$	$A_9 A_8$	$A_7 A_6 A_5 A_4$	$A_3 A_2 A_1 A_0$	
EPROM - 1	0 0 0 0	0 0 0 0	0 0 0 0	0 0 0 0	0000H
	0 0 0 0	0 0 1 1	1 1 1 1	1 1 1 1	03FFH
EPROM - 2	0 0 0 0	0 1 0 0	0 0 0 0	0 0 0 0	0400H
	0 0 0 0	0 1 1 1	1 1 1 1	1 1 1 1	07FFH
EPROM - 3	0 0 0 0	1 0 0 0	0 0 0 0	0 0 0 0	0800H
	0 0 0 0	1 0 1 1	1 1 1 1	1 1 1 1	0BFFH
EPROM - 4	0 0 0 0	1 1 0 0	0 0 0 0	0 0 0 0	0C00H
	0 0 0 0	1 1 1 1	1 1 1 1	1 1 1 1	0FFFH

↑  
unselected

↑  
decode IC


↑  
Addressing.



Number of IC's required to construct memory

e.g. Construct 32 kB memory using 256x4 IC's.

$$\begin{aligned}\text{- No of IC's} &= \frac{\text{(req'd data lines)}}{\text{(given data lines)}} \times \frac{\text{(req'd Memory)}}{\text{(given Memory)}} \\ &= \frac{8}{4} \times \frac{32 \times 2^10}{2^8} 4 \\ &= 2 \times 32 \times 4 \\ &= 256\end{aligned}$$



Number of memory IC's can be interfaced with 8085

e.g. How many memory IC's can be interfaced with 8085 up to given specification

(a)  $2K \times 8$

(b)  $4K \times 8$

(c)  $8K \times 4$

- (a)  $2K \times 8$  (for up to total memory  $64 KB$ )

$$\text{total IC's} = \left( \frac{\text{req'd data}}{\text{given data}} \right) \times \left( \frac{\text{req'd Memory}}{\text{Given Memory}} \right)$$

$$= \frac{8}{8} \times \frac{64}{2} = 32$$

- (b)  $4K \times 8$  (for up to total memory  $64 KB$ )

$$\text{total IC's} = \left( \frac{\text{req'd data}}{\text{given data}} \right) \times \left( \frac{\text{req'd Add}}{\text{given Add}} \right)$$

$$= \frac{8}{8} \times \frac{64}{4} = 16$$

- (c)  $8K \times 4$  (for up to total memory  $64 KB$ )


$$\text{total IC's} = \left( \frac{\text{req'd data}}{\text{given data}} \right) \times \left( \frac{\text{req'd Add}}{\text{given Add}} \right)$$

$$= \frac{8}{4} \times \frac{64}{8} = 2 \times 8 = 16$$

## Examples on Memory mapping (GATE Examples)

E.g. A 8 bit microprocessor has 16 bit Address lines ( $A_0 - A_{15}$ ) with 1 kb memory chip as shown in figure. The address for the chip is

- (a) F00F H - F40EH
- (b) F100H - F4FFH
- (c) F000H - F3FFH
- (d) F700H - FAFFH.




$A_{15} \quad A_{14} \quad A_3 \quad A_{12}$	$A_{11} \quad A_{10} \quad A_9 \quad A_8$	$A_7 \quad A_6 \quad A_5 \quad A_4$	$A_3 \quad A_2 \quad A_1 \quad A_0$
1 1 1 1	0 0 0 0	0 0 0 0	0 0 0 0 - F000 H
1 1 1 1	0 0 1 1	1 1 1 1	1 1 1 1 - F3FF H.

Addressing

chip      Decoder

E.g. In the circuit shown, device connected  $V_5$  can have address in the range.

- (a) 2000 - 20FF
- (b) 2D00 - 2DFF
- (c) 2E00 - 2EFF
- (d) FD00 - FDFF





$A_{15} \quad A_{14} \quad A_3 \quad A_{12}$	$A_{11} \quad A_{10} \quad A_9 \quad A_8$	$A_7 \quad A_6 \quad A_5 \quad A_4$	$A_3 \quad A_2 \quad A_1 \quad A_0$	
0 0 1 0	1 1 0 1	0 0 0 0	0 0 0 0	2D00 H
0 0 1 0	1 1 0 1	1 1 1 1	1 1 1 1	2DFF H.

chip select      decoder      Addressing.

## GATE examples on memory mapping




e.g. A 1 kb IC is interfaced to the 8085 4P as shown in figure. Determine the address range of memory IC.



D800 H ← Starting Add  
DBFF H ← Ending Add.

e.g. Which memory address range is not represented by chip 1 and chip 2 in given figure.


- (a) 0100 H - 02FFH (0001 - 0010) ✓
- (b) 1500 H - 16FFH (0101 - 0110) ✓
- (c) F900 H - FAFFH (1001 - 1010) ✓
- (d) F800 H - F9FFH (1000 - 1001) ✗



## Example of Memory Mapping [GATE]

Figure shows the memory circuit of 8085 CPU.

- What is the total size of memory in circuit.
- What are the beginning & ending address of chip 1.
- What are the beginning & ending address of chip 2.
- The memory chips in circuits are RAM or ROM?
- How will you replace the NAND gates in circuit using one 3 to 8 decoder without changing the memory size or address. Assume the decoder is having high & low enable.



A <sub>15</sub>	A <sub>14</sub>	A <sub>13</sub>	A <sub>12</sub>	A <sub>11</sub>	A <sub>10</sub>	A <sub>9</sub>	A <sub>8</sub>	A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	
1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1

Chip Select : Addressing

Addressing


Chip - 8800 H  
1 - 8FFF H

Chip - B000 H  
2 - ~~FFF~~ B7FFF H

## Example of Memory Mapping [GATE]

Consider the decoder circuit shown in figure for providing chip select signal to an EPROM, a RAM and an IO chip with four addressable registers from a demultiplexed 8085 address bus then,

- ① Specify all the memory address ranges to which the EPROM will respond.
- ② Specify all the memory address ranges to which the RAM will respond.



$A_{15}$	$A_{14}$	$A_{13}$	$A_{12}$	$A_{11}A_{10}A_9A_8$	$A_7A_6A_5A_4$	$A_3A_2A_1A_0$	EPROM
X	0	0	0	0 0 0 0	0 0 0 0	0 0 0 0	
X	0	0	1	1 1 1 1	1 1 1 1	1 1 1 1	
X	1	0	0	0 0 0 0	0 0 0 0	0 0 0 0	
X	1	0	1	1 1 1 1	1 1 1 1	1 1 1 1	SRAM.

Chip Select	Addressing. $\rightarrow$ If $A_{15}=0$ - EPROM - 0000H - 0FFFFH.
	- SRAM - 4000 H. - 5FFF H.

If  $A_{15}=1$  - EPROM - 8000H  
- 9FFFH  
- SRAM - C000 H.  
- DFFF H.

- SRAM - 4000 H  
- 5FFF H.


GATE examples on Microprocessor Interfacing with Peripherals  
and Addressing Registers.

\* For a microprocessor system using 10 mapped I/O, the following statement is not true.

- A) Memory Space available is greater
- B) Not all data transfer Instructions are available
- C) I/O & memory address space are distinct.
- D) I/O address space is greater.

\* An 8255 chip is interfaced to an 8085 CPU system as an 10 mapped I/O as shown in figure, The address lines A<sub>0</sub> & A<sub>1</sub> of the 8085 are used by 8255 chip to decode internally its three ports & the control register. The address lines A<sub>2</sub> to A<sub>7</sub> as well as 10/ $\bar{m}$  signals are used for address decoding. The range of address for which the 8255 chip would get selected is

- (a) F8 - FB H  
 (b) F8 - FC H  
 (c) F8 - FF H  
 (d) F0 - F7 H.



A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
1	1	1	1	1	X	0	0
1	1	1	1	1	X	1	1


Chip Select      Addressing.

- IF A<sub>2</sub> = 0  
F8 - FB H

- IF A<sub>2</sub> = 1  
FC - FF H

GATE examples on microprocessor interfacing with Peripherals  
and Addressing registers.

\* In the following peripherals, determine the maximum address of register C.




\* A Peripheral is interfaced to 8P as shown in fig.

Determine.

(a) Mode of Interfacing [10 mapped 10]

(b) the number of internal registers & their address



A <sub>7</sub>	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	R <sub>0</sub>	R <sub>1</sub>	R <sub>2</sub>	R <sub>3</sub>	R <sub>4</sub>	R <sub>5</sub>	R <sub>6</sub>	R <sub>7</sub>	
1	0	0	1	0	X	0	0	90	94H							
1	0	0	1	0	X	0	1	91	95H							
1	0	0	1	0	X	0	0	92	96H							
1	0	0	1	0	X	1	1	93	97H							
1	0	0	1	1	X	0	0	98	9CH							
1	0	0	1	1	X	0	1	99	9DH							
1	0	0	1	1	X	1	0	9A	9EH							
1	0	0	1	1	X	1	1	9B	9FH							

Basics and details of Instruction Set for 8085 CPU

- An instruction is a command given to the CPU to perform a specific operation on data. (S, Z, AC, P, CY)
- Basically we are having five groups of instructions

- ① Data transfer Instructions (Reg - Reg.) (Reg - Mem) (No flag)
- ② Arithmetic Instructions (Add, Sub) All flag.
- ③ Logical Instructions All flag.
- ④ Branching Instructions (Jump, Call, Ret) AC (all flag). X
- ⑤ IO & Machine Control Instructions.

## Data Transfer Instructions

- These instructions are used to transfer data in between Register to Register and Register to memory.

①  $\text{MOV } R_1, R_2$ . (Transfer data  $R_2$  to  $R_1$ ).

e.g. -  $\text{MOV } A, B$

$B = 20H$ , After execution  $A = 20H$ .

②  $\text{MOV } M, R$ . (Transfer data of Reg.  $R$  into  $M$ ).

$H = 30H \quad M = 3040H = \underline{\hspace{2cm}}$

$L = 40H$

before instruction  $B = 30H$ .

$\text{MOV } M, B$

After instruction  $M \rightarrow 3040H = \underline{\hspace{2cm}} 30H$ .

③  $\text{MOV } R, M$  (Transfer data mem  $M$  into Reg.  $R$ ).

$H = 40H \quad M = 4060H = \underline{\hspace{2cm}} 11H$

$L = 60H$ .

$\text{MOV } C, M$ .

After execution  $C = \underline{\hspace{2cm}} 11H$

④  $\text{MVI } R, \text{data(8bit)}$  (8 bit data  $\rightarrow$  Reg  $R$ ).

e.g.  $\text{MVI } B, 77H$ .

$B = 77H$

⑤  $\text{MVI } M, \text{(data 8bit)}$ . (8 bit data  $\rightarrow$  Mem.  $M$ ).

e.g.  $\text{MVI } M, 77H$ .

$HL = 3040H = \underline{\hspace{2cm}} 77H$

⑥  $\text{LXI } SP, \text{(8 bit data)}$

e.g.  $\text{LXI } SP, 77H$ .

$SP \rightarrow 2010H = \underline{\hspace{2cm}} 77H$

→ Data transfer  
Instruction does not  
affects flag Reg.

## Arithmetic Instructions

### Addition

ADD R  $\rightarrow A = A + R$

ADD M  $\rightarrow A = A + M$

ADI data(8 bit)  $\rightarrow A = A + \text{data}(8 \text{ bit})$

ADC R  $\rightarrow A = A + R + C$

ADC M  $\rightarrow A = A + M + C$

ADC data(8 bit)  $\rightarrow A = A + \text{data}(8 \text{ bit}) + C$

### Subtraction

SUB R  $\rightarrow A = A - R$

SUB M  $\rightarrow A = A - M$

SUI (8 bit)  $\rightarrow A = A - (8 \text{ bit})$

SBB R  $\rightarrow A = A - R - C$

SBB M  $\rightarrow A = A - M - C$

SBI (8 bit)  $\rightarrow A = A - (8 \text{ bit}) - C$

### Increment

INR R  $\rightarrow R = R + 1$

INR M  $\rightarrow M = M + 1$

INX Rp  $\rightarrow Rp = Rp + 1$

### Decrement

DCR R  $\rightarrow R = R - 1$

DCR M  $\rightarrow M = M - 1$

DCX Rp  $\rightarrow Rp = Rp - 1$

### Special Arithmetic Instructions

DAD Rp  $\rightarrow HL = HL + Rp$

## Logical Instructions

### AND Operation

$\text{ANA } R \rightarrow A = A \text{ AND } R$        $\text{ANA } M \rightarrow A = A \text{ AND } M$        $\text{ANI } (8\text{ bit}) \rightarrow A = A \text{ AND } (8\text{ bit})$        $\rightarrow \text{AND } B$   
 e.g.  $A = 55H$   
 $B = 33H$ .  
 $A = 0101\ 0101$   
 $B = 0011\ 0011$   
 $\hline$   
 $A = 0001\ 0001$   
 $\boxed{A = 11H}$

### OR Operation

$\text{ORA } R \rightarrow A = A \text{ OR } R$        $\text{ORA } M \rightarrow A = A \text{ OR } M$        $\text{ORI } (8\text{ bit}) \rightarrow A = A \text{ OR } (8\text{ bit})$

### XOR Operation

$\text{XRA } R \rightarrow A = A \oplus R$   
 $\text{XRA } M \rightarrow A = A \oplus M$   
 $\text{XRA } (8\text{ bit}) \rightarrow A = A \oplus (8\text{ bit})$ .



### Comparison

$\text{CMP } R \rightarrow$  Comparison of A and R.  
 $(A-R)$        $A > R, CF = 0, Z = 0$   
 $\text{CMP } M$        $A < R, CF = 1, Z = 0$   
 $\text{CPI } (8\text{ bit})$        $A = R, CF = 0, Z = 1$

### Rotate

$\text{RLC} \rightarrow$  Rotate data Left without Carry  
 $\text{RRC} \rightarrow$  Rotate data Right without Carry.  
 $\text{RAL} \rightarrow$  Rotate data Left with Carry  
 $\text{RAR} \rightarrow$  Rotate data Right with Carry.


$A = 33H, CF = 1$



### Special Oper.

$\text{CMA} \rightarrow A = \overline{A}$   
 $\text{CMC} \rightarrow CF = \overline{CF}$   
 $\text{STC} \rightarrow CF = 1, A = 0110\ 0111 \leftarrow \boxed{0011\ 0011}$

## Branching Instructions



## GATE Examples on Microprocessor Programming [8085]

- ① The following five Instructions were executed on 8085 microprocessor

MVI A, 33H  $\rightarrow A = 33H$        $33$   
 MVI B, 78H  $\rightarrow B = 78H$        $\begin{array}{r} 78 \\ AB \end{array}$        $A = 1010\ 1011$   
 ADD B  $\rightarrow A+B = A = ABH$        $\overline{A} = 0101\ 0100$   
 $= 54H$

CMA  $\rightarrow \overline{A} = A = 54H$        $54H \rightarrow 0101\ 0100$   
 ANI 32H  $\rightarrow 32H \text{ AND } A = A = \boxed{10H}$        $32H \rightarrow \begin{array}{r} 0011\ 0010 \\ 0001\ 0000 \\ = \boxed{10H} \end{array}$

The accumulator value immediately after execution of 5<sup>th</sup> instruction is


- (A) 00 H     (B) 10 H    (C) 11 H    (D) 32 H

- ② In an 8085 microprocessor, the content of Accumulator and the carry flag are A7H and 0, respectively. If the Instruction RLC is executed, then the content of accumulator (in Hex) and carry flag, respectively will be

- (A) 4E & 0     (B) 4E + 1    (C) 4F & 0     (D) 4F & 1

$$A = A7H, Cy = 0$$

RAL



## GATE Examples on Microprocessor programming [8085]

① For 8085 microprocessor, the following program is executed

MVI A, 05H  $\rightarrow A = 05H$

MVI B, 05H  $\rightarrow B = 05H$

PTR: ADD B  $\rightarrow A+B = A \swarrow$   $5+5+4+3+2+1$   
 DCR B  $\rightarrow B-1 = B$   $= 20 = 14H \Rightarrow A$

JNZ PTR 14  
 ADI 03H  $\rightarrow A+03 = A$   $\frac{3}{= 17H}$   
 HLT

At the end of program, accumulator contains

- (A) 17H (B) 20H (C) 23H (D) 05H

② An 8085 assembly language program is given below.  
 Assume carry flag is initially unset. The content of the accumulator after the execution of the program is

MVI A, 07H  $\rightarrow A = 07H$

RLC  $\rightarrow A = 0EH$

MOV B, A  $\rightarrow B = A = 0EH$

RLC

RLC  $\rightarrow A = 38H$

ADD B  $\rightarrow B+A = A = 46H$






RRC

(A) 8CH

(B) 64H

(C) 23H

(D) 15H



③ Which one of the following 8085 microprocessor program correctly calculates the product of two 8-bit numbers stored in registers B and C?

(A) MVI A, 00H  
JNZ loop  
CMP C B+B+... C times  
loop: DCR B  
HLT

✓ (C) MVI A, 00H  
Loop: ADD C  
DCR B  
JNZ loop  
HLT

(B) MVI A, 00H  
CMP C  
Loop: DCR B  
HLT

(D) MVI A, 00H  
ADD C  
JNZ loop  
loop: INR B  
HLT

MVI A, 00H.  
loop: ADD C  
DCR B  
JNZ loop  
HLT

MVI A, 00H  
loop: ADD B  
DCR C  
JNZ loop  
HLT

## GATE Examples on Microprocessor Programming [8085]

Statement for linked answer questions 1 & 2 on 8085 assembly language program is given below

1. MVI A, B5 H  $\rightarrow A = B5H$       BF  $\rightarrow 1011\ 0101$
2. MVI B, 0E H  $\rightarrow B = 0EH$       69  $\rightarrow 0110\ 1001$   

$$\begin{array}{r} \\ 1 \\ \hline 1101\ 1100 \end{array} = DC H$$
3. XRI 69 H  $\rightarrow A \oplus 69H \rightarrow A = \underline{\underline{DC H}}$
4. ADD ~~B~~  $\rightarrow A + B = A = \underline{\underline{EAH}}$        $\begin{array}{r} 0E H \\ EA H \\ \hline \end{array} = 1110\ 1010$
5. ANI 9B H  $\rightarrow A \text{ AND } 9BH.$   $\boxed{A = 8AH}$        $\begin{array}{r} 1001\ 1011 \\ 1000\ 1010 \\ \hline \end{array} = 8AH$
6. CPI 9FH  $\rightarrow \text{Compare } A \text{ with } 9FH.$   $\boxed{A - 9F} \text{ (-ve)}$
7. STA 3010 H  $\rightarrow 3010 H = A$        $\underline{\underline{C_7 = 1, Z = 0 \text{ (A < 0)}}}$
8. HLT

① The contents of the accumulator just after execution of ADD instruction in Line 4 will be

- (A) C3 H      (B) EA H      (C) DC H      (D) 69 H

② After execution of line 7 of the program the status of C<sub>7</sub> and Z flags will be

- (A) C<sub>7</sub> = 0, Z = 0  
 (B) C<sub>7</sub> = 0, Z = 1  
 (C) C<sub>7</sub> = 1, Z = 0  
 (D) C<sub>7</sub> = 1, Z = 1



(B) In an 8085 microprocessor, the following program is executed

Address location	Instruction
2000 H	XRA A $A \oplus A \rightarrow A = 00$
2001 H	MVI B, 04 H $B = 04$
2003 H	MVI A, 03 H $A = 03$
2005 H	RAR
2006 H	DCR B
2007 H	JNZ 2005
200A H	HLT

At the end of program, register A contains

(A) 60 H    (B) 30 H    (C) 06 H    (D) 03 H

$$A = 03 \text{ H} \rightarrow$$



GRATE Examples on microprocessors programming [8085]

[Stack, Push & Pop] Push & Call  $\rightarrow SP = SP - 2$ ,

Pop & Ret  $\rightarrow SP = SP + 2$

① following is the segment of a 8085 assembly language program

LXI SP, EFFF H  $\rightarrow SP = EFFF H$

CALL 3000 H  $\rightarrow SP = SP - 2 = EFFD H$

3000H: LXI H, 3CF4 H  $\rightarrow HL = 3CF4 H$

Push PSW  $\rightarrow SP = SP - 2 = EFFF H$

SPHL  $\rightarrow SP = HL = 3CF4 H$

POP PSW  $\rightarrow SP = SP + 2 = 3CF6 H$

Ret  $\rightarrow SP = SP + 2 = 3CF8 H$

On completion of RET execution, the contents of SP:

- (A) 3CF0 H    (B) 3CF8 H    (C) EFFF H    (D) EFFF H

② A portion of the main program to CALL a Subroutine in an 8085 environment is given below as

LXI D, DISP on Stack

LP: CALL SUB (LP+3) Normally control without effect

It is desired that control be returned to LP + DISP + 3 when the RET instruction is executed in subroutine.

The set of instructions that precede the RET instruction in the subroutine are

- (A) POP D    (B) POP H    (C) POP H    (D) XTHL X

X DAD H    X DAD D    DAD D    INX D

PUSH D    INX H    Push H    INX D

INX H    HL + PE = HL    INX D

INX H    PUSH H    XTHL

PUSH H

LP+3+DISP+3

## (FATE Examples on Microprocessor Programming [8085])

The program & machine code for an 8085 ap are given by the starting address of the program is 7FFFH. what would happen if it is executed from 8000 H.

### data Instruction

3E	MVI A, C3H	7FFFH
C3		8000 H ← PC
00	NOP	8001 H
80	ADD B	8002 H
3D	DEC A	8003 H
C2	JNZ 800A	8004 H
0A		8005 H
80		8006 H
C3	Jmp <u>800C</u>	8007 H
0C		8008 H
80		8009 H
D3	OUT 10	800A H
10		800B H
76	HLT	800C H.

From Instructions given below. how many memory Operations (Read / Write) are performed during the execution of 8085 ap

① CALL 2000 H !

M<sub>1</sub> - Opcode fetch

M<sub>2</sub> - Read High Order Add.

M<sub>3</sub> - Read lower Order Add.

M<sub>4</sub> - Write High Order Add of PC on Stack

M<sub>5</sub> - Write Low Order Add of PC on Stack

② LDA 2000 H

M<sub>1</sub> - Opcode fetch

M<sub>2</sub> - Read High Order Add

M<sub>3</sub> - Read Low Order Add

M<sub>4</sub> - Read data from 2000 H

Write an instruction which takes the minimum possible time to clear the accumulator of 8085.

		1	1	4T
✓ XRA A	→	1	1	4T
ANI 00H	→	2	2	7T
MVI A, 00H	→	2	2	7T
STA (16 bit Add)	→	3	6	13T
✓ SUB A	→	1	1	4T
		<u>Byte</u>	<u>Opn<sup>n</sup></u>	<u>T-State. (3n+1)</u>

## GATE Examples on Microprocessor Programming [8085]

The following instructions have been executed by 8085 CPU

Address (Hex)      Instruction

		H    L
6010	LXI H, 8A79H → HL = <u>8A79H</u>	
6013	MOV A, L    A = L = 79H    79 → 0111 1001	1111 ↗
6015	ADD H A = A + H = 03H    8A → 1000 1010	
6016	DAA (Decimal Add) A = 68H    ① ← 0000 0011 = 03H	0000 0011 0110 0110 0110 1000 = 68H
6017	MOV H, A    H = A = 68H	
6018	PCHL PC = HL = <u>6879H</u>	

From which address the next instruction be fetched

- Ⓐ 6019H    Ⓑ 0379    Ⓒ 6979    Ⓓ None of these.

An 8085 CPU uses 2 MHz crystal. Find the time taken by it to execute the following delay subroutine, Inclusive of the call instruction in the calling program.

Delay : (call Delay    18T     $\rightarrow F_{sp} = \frac{t_{cyc}}{2} = \frac{2\text{MHz}}{2} = 1\text{MHz}$ )  
 Push PSW    12T  
 MVI A, 64H    7T     $\rightarrow T = \frac{1}{F_{sp}} = 1\text{usec.}$

Loop : { NOP    4T     $\rightarrow 64H = 100$   
 DCR A    4T  
 JNZ loop    10T / 7T     $\rightarrow t = 18T + 12T + 7T + 100(18T) - 3T + 10T + 10T$   
 POP PSW    10T  
 RET    10T     $= 1854T = 1854\text{usec}$   
 $= 1.854\text{ msec}$

You are given that a call instruction takes 18 cycles of the system clock, Push reg. 12 cycles & conditional jump takes 10 cycles if jump is taken & 7 cycles if it is not. all other instructions used above are takes  $3n+1$  clock cycles. where n is the access to memory Inclusive of opcode fetch.

# Q1. Examples on Microprocessor Programming [8085]

Write down the sequence of instructions (till HLT instruction) if the program begins with the location 1FF5H.

## Address      Instructions

1FF5H ① XRA A → A = A ⊕ A = 00H

1FF6H ② LXI H, 2000H → HL = 2000H

1FF9H ③ PCHL → PC = HL = 2000H.

1FFAH HLT

1FFBH LXI H, 2100H

1FFE H ANI 00

2000H ④ LXI H, FFFFH → HL = FFFFH

2003H ⑤ INX H HL = 0000H, C=1, Z=1

2004H ⑥ JZ 2100H


2007H HLT

2100H ⑦ LXI H, 1FFFH → HL = 1FFFH

2103H ⑧ MOV A, M A = data

2104H ⑨ INR A A = data + 1

2105H ⑩ HLT



The following sequence of instructions are executed by an 8085 CPU

1000 LXI SP, 27FF → SP = 27FFH

1003 CALL 1006 → SP = 27FDH

1006 POP H → HL = 1003H, SP = 27FFH

The contents of SP, HL on execution of these instructions

(a) SP = 27FF, HL = 1003

(b) SP = 27FD, HL = 1003

(c) SP = 27FF, HL = 1006

(d) SP = 27FD, HL = 1006

