


## Output for class =1



## Interpretation of the output

feature0 = 12

feature1 = 8

weight0 = 5

weight1 = -3

bias = 1

### Linear Combination Calculation:

$$z = (\text{weight0} \times \text{feature0}) + (\text{weight1} \times \text{feature1}) + \text{bias}$$

$$z = (5 \times 12) + (-3 \times 8) + 1 = 60 - 24 + 1 = 37$$


### Sigmoid Approximation:

If  $z > 0$ , then result = 1

If  $z < 0$ , then result = 0

$z = 37 > 0 \rightarrow \text{result} = 1$

## Output for class =0



## Interpretation of the output

feature0 = -10

feature1 = -5

weight0 = 5

weight1 = -3

bias = 1

### Linear Combination Calculation:

$$z = (\text{weight0} \times \text{feature0}) + (\text{weight1} \times \text{feature1}) + \text{bias}$$

$$z = (5 \times -10) + (-3 \times -5) + 1 = -50 + 15 + 1 = -34$$

### Sigmoid Approximation:

If  $z > 0$ , then result=1


If  $z < 0$ , then result =0

$z = -34 < 0 \rightarrow$  so result =0


## Test Results

**Incorporating the custom Logic into the IP and re-packaging:** An IP named LRIP is created. The LRIP\_v1\_0\_logical\_regression.v code in the 'hdl' folder is replace with customized code. The IP is repackaged before adding it into the system design.

**Clock Configuration Using Clocking Wizard:** A stable clock signal was critical for the synchronous operation of LRIP in the PL. The Clocking Wizard was configured to generate the appropriate frequency, manually connected to the aclk input of the LRIP. This process included selecting the clock output from the wizard, checking frequency compatibility with the LRIP, and validating the connection through Vivado's interface.



**PS-PL Configuration:** System integration required enabling specific interfaces between the PS and PL to ensure seamless interaction. The PS configuration in Vivado involved activating the GP AXI interfaces, bridging the ARM core and PL. This configuration allowed the ARM SoC to communicate directly with the LRIP by reading from and writing to the AXI memory-mapped registers of the LRIP.



**AXI Connections for Data Flow:** To ensure smooth data flow between the PS and PL, AXI GP ports were enabled and mapped in Vivado. The ARM core, acting as an AXI master, communicates with the LRIP (configured as the AXI slave). The GP interface was carefully configured and tested to ensure LRIP's various input/output pins, such as awaddr and wdata, were correctly connected to handle data inputs and outputs as expected.

**Design Validation:** The implemented logistic regression model, integrated with the IP, clocking wizard, and Zynq Processing System to manage PS-PL interactions, successfully passed validation in Vivado. The design showed no errors or critical warnings, indicating correct configuration of all IP blocks, clock connections, and AXI interfaces, readying the system for simulation and hardware deployment.

edit\_ip\_project - [c:/users/argo8/documents/2024ht01017/project\_1/project\_1.tmp/edit\_ip\_project.xpr] - Vivado 2016.3

File Edit Flow Tools Window Layout View Help

Flow Navigator

- Project Manager
  - Project Settings
  - Add Sources
  - Language Tools
  - IP Catalog
  - Package IP
- IP Integrator
  - Create Block Design
  - Open Block Design
  - Generate Block Design
- Simulation
  - Simulation Settings
  - Run Simulation
- RTL Analysis
  - Elaboration Settings
  - Open Elaboration
- Synthesis
  - Synthesis Settings
  - Run Synthesis
  - Open Synthesis
- Implementation
  - Implementation Settings
  - Run Implementation

Block Design design\_2

Diagram

Validate Design

Validation successful. There are no errors or critical warnings in this design.

Block Pin ext\_reset\_in

General Properties

Tcl Console

```
INFO: [board_rule 100-100] set_property CONFIG.POLARITY ACTIVE_LOW /reset_rtl_0
WARNING: [board_rule 100-100] Board automation did not generate location constraint for /rst_clk_wiz_0_100M/ext_reset_in. Users may need to specify the location
validate_bd_design
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1149.383 ; gain = 0.176
validate_bd_design -force
```

Type a Tcl command here

Tcl Console Messages Log Reports Design Runs

8:39 AM 11/2/2024