

MANOJ S

Design Verification Engineer

manojshanmugam1729@gmail.com | 9443125626 | Trichy-621005

[LinkedIn](#) | [GitHub](#)

OBJECTIVE

Design Verification Engineer with hands-on experience in UVM testbench development and debugging. Skilled in SystemVerilog and RTL design with a strong focus on functional coverage and Assertions. Passionate about building robust and scalable testbenches. Eager to contribute to future-forward projects while continuously learning and adapting to the evolving verification techniques.

EDUCATION

Saranathan College of Engineering Electronics and Communication Engineering B.E <i>CGPA: 7.56</i>	Trichy 2021 – 2025
S.V.M Higher Secondary Certificate (HSC) <i>Percentage: 84.4%</i>	Trichy 2019 – 2021
Sri Akilandersawari Vidhyalaya CBSE Secondary School Leaving Certificate (SSLC) <i>Percentage: 79.6%</i>	Trichy 2010 – 2019

PROJECTS

Mod-14 up_down Counter Design and Verification	<i>SystemVerilog, UVM</i>
<ul style="list-style-type: none">Designed SystemVerilog and UVM testbench with constrained random testing and coverage.Developed UVM components (driver, monitor, scoreboard, reference model) with synchronization.Verified RTL correctness and achieved full coverage on key scenarios.Tools used: Synopsys VCS, Synopsys Verdi	
Router 1x3 Design and Verification	<i>Verilog,UVM</i>
<ul style="list-style-type: none">Designed a Verilog-based packet 1x3 router with FIFO buffers, FSM control, and parity error detection.Developed UVM testbench covering FIFO full/empty states, soft reset, and error handling scenarios.Optimized synchronization for multi-channel data routing with minimal latency.Verified Using Fuctional Coverage and Assertions.Tools used: Xilinx ISE, UVM ,ModelSim ,Verdi.	

EXPERIENCE

Trainee ASIC Design and Verification Engineer Maven Silicon Softech Pvt Ltd.	Jan 2025 - Present
<ul style="list-style-type: none">Pursuing professional training in RTL design and verification.Gaining hands-on experience with Verilog ,SystemVerilog and UVM methodologies.Training with industry standard tools including Synopsys VCS and Siemens Questa.	

SKILLS

Programming Languages:	SystemVerilog, Verilog, C
Framework:	UVM
Tools:	Xilinx ISE, Synopsys VCS, Siemens Questa, Verdi

CERTIFICATIONS

Programming in Advanced C

T4TEQ Software Solutions

HONORS & AWARDS

Smart India Hackathon (SIH) 2024 Achieved college level selection for the esteemed Smart India Hackathon.

STRENGTHS

- Fast learner with no quitter attitude I solve until it's solved.
- I grow by building constant coding and practical application help me master new technologies faster.

DECLARATION

Date: 07-08-2025

Place: Bangalore

I hereby declare that the information furnished above is true and correct to the best of my knowledge and belief.

Manoj S