






<

<div> <div>AVNET</div> <div>Avnet Engineering Services</div> </div>		
<div> <div>Title:</div> <div>01 - Lead Sheet.SchDoc</div> </div>		
<div> <div>Size:</div> <div>B</div> </div>	<div> <div>Document Number:</div> <div>PicoZed 7015/7030</div> </div>	<div> <div>Rev:</div> <div>C</div> </div>
<div> <div>Date: 7/15/2015</div> </div>		<div> <div>Sheet 1 of 12</div> </div>





**BANK 502**


PS_DDR_D0Q0_S02	Q22	△	DDR3 D0Q0	
PS_DDR_D01_S02	Q21	△	DDR3 D0Q1	
PS_DDR_D02_S02	Q20	△	DDR3 D0Q2	
PS_DDR_D03_S02	Q20	△	DDR3 D0Q3	
PS_DDR_D04_S02	Q21	△	DDR3 D0Q4	
PS_DDR_D05_S02	Q22	△	DDR3 D0Q5	
PS_DDR_D06_S02	Q21	△	DDR3 D0Q6	
PS_DDR_D07_S02	Q21	△	DDR3 D0Q7	
PS_DDR_D08_S02	Q21	△	DDR3 D0Q8	
PS_DDR_D09_S02	Q21	△	DDR3 D0Q9	
PS_DDR_D10_S02	Q21	△	DDR3 D010	
PS_DDR_D011_S02	Q21	△	DDR3 D011	
PS_DDR_D012_S02	Q21	△	DDR3 D012	
PS_DDR_D013_S02	Q21	△	DDR3 D013	
PS_DDR_D014_S02	Q22	△	DDR3 D014	
PS_DDR_D015_S02	Q22	△	DDR3 D015	
PS_DDR_D016_S02	Q22	△	DDR3 D016	
PS_DDR_D017_S02	Q20	△	DDR3 D017	
PS_DDR_D018_S02	Q20	△	DDR3 D018	
PS_DDR_D019_S02	Q20	△	DDR3 D019	
PS_DDR_D020_S02	Q20	△	DDR3 D020	
PS_DDR_D021_S02	Q21	△	DDR3 D021	
PS_DDR_D022_S02	Q21	△	DDR3 D022	
PS_DDR_D023_S02	Q22	△	DDR3 D023	
PS_DDR_D024_S02	Q22	△	DDR3 D024	
PS_DDR_D025_S02	Q22	△	DDR3 D025	
PS_DDR_D026_S02	Q22	△	DDR3 D026	
PS_DDR_D027_S02	Q22	△	DDR3 D027	
PS_DDR_D028_S02	Q22	△	DDR3 D028	
PS_DDR_D029_S02	Q20	△	DDR3 D029	
PS_DDR_D030_S02	Q20	△	DDR3 D030	
PS_DDR_D031_S02	Q22	△	DDR3 D031	
PS_DDR_D032_S02				
PS_DDR_D033_S02				
PS_DDR_D034_S02				
PS_DDR_D035_S02				
PS_DDR_D036_S02				
PS_DDR_D037_S02				
PS_DDR_D038_S02				
PS_DDR_D039_S02				
PS_DDR_D040_S02				
PS_DDR_D041_S02				
PS_DDR_D042_S02				
PS_DDR_D043_S02				
PS_DDR_D044_S02				
PS_DDR_D045_S02				
PS_DDR_D046_S02				
PS_DDR_D047_S02				
PS_DDR_D048_S02				
PS_DDR_D049_S02				
PS_DDR_D050_S02				
PS_DDR_D051_S02				
PS_DDR_D052_S02				
PS_DDR_D053_S02				
PS_DDR_D054_S02				
PS_DDR_D055_S02				
PS_DDR_D056_S02				
PS_DDR_D057_S02				
PS_DDR_D058_S02				
PS_DDR_D059_S02				
PS_DDR_D060_S02				
PS_DDR_D061_S02				
PS_DDR_D062_S02				
PS_DDR_D063_S02				
PS_DDR_D064_S02				
PS_DDR_D065_S02				
PS_DDR_D066_S02				
PS_DDR_D067_S02				
PS_DDR_D068_S02				
PS_DDR_D069_S02				
PS_DDR_D070_S02				
PS_DDR_D071_S02				
PS_DDR_D072_S02				
PS_DDR_D073_S02				
PS_DDR_D074_S02				
PS_DDR_D075_S02				
PS_DDR_D076_S02				
PS_DDR_D077_S02				
PS_DDR_D078_S02				
PS_DDR_D079_S02				
PS_DDR_D080_S02				
PS_DDR_D081_S02				
PS_DDR_D082_S02				
PS_DDR_D083_S02				
PS_DDR_D084_S02				
PS_DDR_D085_S02				
PS_DDR_D086_S02				
PS_DDR_D087_S02				
PS_DDR_D088_S02				
PS_DDR_D089_S02				
PS_DDR_D090_S02				
PS_DDR_D091_S02				
PS_DDR_D092_S02				
PS_DDR_D093_S02				
PS_DDR_D094_S02				
PS_DDR_D095_S02				
PS_DDR_D096_S02				
PS_DDR_D097_S02				
PS_DDR_D098_S02				
PS_DDR_D099_S02				
PS_DDR_D100_S02				
PS_DDR_D101_S02				
PS_DDR_D102_S02				
PS_DDR_D103_S02				
PS_DDR_D104_S02				
PS_DDR_D105_S02				
PS_DDR_D106_S02				
PS_DDR_D107_S02				




### Zynq PS MIO - Bank 500



Embedded eMMC: 2GB, 4GB, 8GB




## QSPI




## Boot Mode Select

BOOT MODE	JT4	SW1 (1-3)	SW1 (4-6)
QSPI	X	LOW (2-3)	HIGH (4-5)
SD CARD	X	HIGH (1-2)	HIGH (4-5)
JTAG	X	LOW (2-3)	LOW (5-6)
IND JTAG	HIGH (2-3)	LOW (2-3)	LOW (5-6)
CASCADE JTAG	LOW (1-2)	LOW (2-3)	LOW (5-6)




 CASCADE JTAG - DEFAULT MODE




**Layout Note:**

MGTAVTTRCAL and MGTRREF signal traces are to be of equal length.

 <b>Avnet Engineering Services</b>			
<b>Title: 04 - GTP, QSPI FLASH, eMMC.SchDoc</b>			
<b>Size:</b> <b>B</b>	<b>Document Number:</b> <b>PicoZed 7015/7030</b>		<b>Rev:</b> <b>C</b>
<b>Date:</b> 7/15/2015		<b>Sheet</b> 4 <b>of</b> 12	

## BANK 501










88E1512-XX-NNP21000




## 3.3V 1.8V
























## Revision History

### Rev B

Original release

### Rev C

- 1) Updated Block Diagram
- 2) Added shared circuit MIO47 to JX3 and ETHERNET RESET
- 3) Added RC time constant to ETHERNET RESET
- 4) DDR3L/DDR3 option note added
- 5) Renamed 1.5V and DDR3\_0V75 power nets
- 6) Changed U4.2 connection from 1.8V to 3.3V
- 7) Changed JX1/JX2 connections to Zynq Bank 34/35 Clock Capable Pins

### Rev C - Update


- 1) PUDC Default value changed to VCCO
- 2) C194 value changed to fix Ethernet Reset RC time constant
- 3) QSPI\_CS resistor value changed to 4.99K

## Mechanicals:




PCB  
Z7P2P-Z70xx-PCB-C

### PCB Mounting Holes



### GND Test Points



<b>AVNET</b> Avnet Engineering Services			
Title: 12 - Back Page.SchDoc			
Size: B	Document Number: PicoZed 7015/7030		Rev: C
Date: 7/15/2015		Sheet 12	of 12