# HY428 – Lecture 2 ARM Timers, Clocks, Interrupts

#### Features

- Incorporates the ARM7TDMI® ARM® Thumb® Processor
  - High-performance 32-bit RISC Architecture
  - High-density 16-bit Instruction Set
  - Leader in MIPS/Watt
  - EmbeddedICE™ In-circuit Emulation, Debug Communication Channel Support
- · Internal High-speed Flash
  - 512 Kbytes (AT91SAM7S512) Organized in Two Contiguous Banks of 1024 Pages of 256 Bytes (Dual Plane)
  - 256 kbytes(AT91SAM7S256) Organized in 1024 Pages of 256 Bytes (Single Plane)
  - 128 Kbytes (AT91SAM7S128) Organized in 512 Pages of 256 Bytes (Single Plane)
  - 64 Kbytes (AT91SAM7S64) Organized in 512 Pages of 128 Bytes (Single Plane)
  - 32 Kbytes (AT91SAM7S321/32) Organized in 256 Pages of 128 Bytes (Single Plane)
  - Single Cycle Access at Up to 30 MHz in Worst Case Conditions
  - Prefetch Buffer Optimizing Thumb Instruction Execution at Maximum Speed
  - Page Programming Time: 6 ms, Including Page Auto-erase, Full Erase Time: 15 ms
  - 10,000 Write Cycles, 10-year Data Retention Capability, Sector Lock Capabilities, Flash Security Bit
  - Fast Flash Programming Interface for High Volume Production
- Internal High-speed SRAM, Single-cycle Access at Maximum Speed
  - 64 kbytes (AT91SAM7S512/256)
  - 32 kbytes (AT91SAM7S128)
  - 16 kbytes (AT91SAM7S64)
  - 8 kbytes (AT91SAM7S321/32)
- Memory Controller (MC)
  - Embedded Flash Controller, Abort Status and Misalignment Detection
- Reset Controller (RSTC)
  - Based on Power-on Reset and Low-power Factory-calibrated Brown-out Detector
  - Provides External Reset Signal Shaping and Reset Source Status
- Clock Generator (CKGR)
  - Low-power RC Oscillator, 3 to 20 MHz On-chip Oscillator and one PLL
- Power Management Controller (PMC)
  - Software Power Optimization Capabilities, Including Slow Clock Mode (Down to 500 Hz) and Idle Mode
  - Three Programmable External Clock Signals
- Advanced Interrupt Controller (AIC)
  - Individually Maskable, Eight-level Priority, Vectored Interrupt Sources
  - Two (AT91SAM7S512/256/128/64/321) or One (AT91SAM7S32) External Interrupt Source(s) and One Fast Interrupt Source, Spurious Interrupt Protected
- Debug Unit (DBGU)
  - 2-wire UART and Support for Debug Communication Channel interrupt,
     Programmable ICE Access Prevention
- Periodic Interval Timer (PIT)
  - 20-bit Programmable Counter plus 12-bit Interval Counter
- Windowed Watchdog (WDT)
  - 12-bit key-protected Programmable Counter
  - Provides Reset or Interrupt Signals to the System
  - Counter May Be Stopped While the Processor is in Debug State or in Idle Mode



AT91 ARM Thumb-based Microcontrollers

AT91SAM7S512 AT91SAM7S256 AT91SAM7S128 AT91SAM7S64 AT91SAM7S321 AT91SAM7S32

**Preliminary** 


#### ontents

|   | Features           |  |     |  |  |  |  |  |
|---|--------------------|--|-----|--|--|--|--|--|
| 1 | Description        |  |     |  |  |  |  |  |
|   | 1.1                | Configuration Summary of the AT91SAM7S512, AT91SAM7S256, AT91SAM7S128, AT91SAM7S64, AT91SAM7S321 and AT91SAM7S32 |     |  |  |  |  |  |
| 2 | Bloci              | k Diagram  |     |  |  |  |  |  |
| 3 | Signal Description |  |     |  |  |  |  |  |
| 4 | Package and Pinout |  |     |  |  |  |  |  |
|   | 4.1                | 64-lead LQFP and 64-pad QFN Package Outlines   |     |  |  |  |  |  |
|   | 4.2                | 64-lead LQFP and 64-pad QFN Pinout   |     |  |  |  |  |  |
|   | 4.3                | 48-lead LQFP and 48-pad QFN Package Outlines   |     |  |  |  |  |  |
|   | 4.4                | 48-lead LQFP and 48-pad QFN Pinout   | . 1 |  |  |  |  |  |
| 5 | Powe               | er Considerations  | 1.  |  |  |  |  |  |
|   | 5.1                | Power Supplies   | . 1 |  |  |  |  |  |
|   | 5.2                | Power Consumption  | . 1 |  |  |  |  |  |
|   | 5.3                | Voltage Regulator  | . 1 |  |  |  |  |  |
|   | 5.4                | Typical Powering Schematics  | . 1 |  |  |  |  |  |
| 6 | I/O L              | ines Considerations  | 1   |  |  |  |  |  |
|   | 6.1                | JTAG Port Pins   | . 1 |  |  |  |  |  |
|   | 6.2                | Test Pin   | . 1 |  |  |  |  |  |
|   | 6.3                | Reset Pin  |     |  |  |  |  |  |
|   | 6.4                | ERASE Pin  | . 1 |  |  |  |  |  |
|   | 6.5                | PIO Controller A Lines   |     |  |  |  |  |  |
|   | 6.6                | I/O Line Drive Levels  | . 1 |  |  |  |  |  |
| 7 | Proc               | essor and Architecture   | 1   |  |  |  |  |  |
|   | 7.1                | ARM7TDMI Processor   | . 1 |  |  |  |  |  |
|   | 7.2                | Debug and Test Features  |     |  |  |  |  |  |
|   | 7.3                | Memory Controller  |     |  |  |  |  |  |
|   | 7.4                | Peripheral DMA Controller  | . 1 |  |  |  |  |  |
| 8 | Mem                | ories  | 1   |  |  |  |  |  |
|   | 8.1                | AT91SAM7S512   | . 1 |  |  |  |  |  |
|   | 8.2                | AT91SAM7S256   | . 1 |  |  |  |  |  |
|   | 8.3                | AT91SAM7S128   | 1   |  |  |  |  |  |

|    | 8.4   | AT91SAM7S6419                          |
|----|-------|--|
|    | 8.5   | AT91SAM7S321/3219                      |
|    | 8.6   | Memory Mapping21                       |
|    | 8.7   | Embedded Flash                         |
|    | 8.8   | Fast Flash Programming Interface       |
|    | 8.9   | SAM-BA Boot Assistant                  |
| 9  | Syste | em Controller26                        |
|    | 9.1   | Reset Controller                       |
|    | 9.2   | Clock Generator30                      |
|    | 9.3   | Power Management Controller30          |
|    | 9.4   | Advanced Interrupt Controller31        |
|    | 9.5   | Debug Unit32                           |
| Г  | 9.6   | Periodic Interval Timer32              |
| ı  | 9.7   | Watchdog Timer32                       |
| L  | 9.8   | Real-time Timer32                      |
|    | 9.9   | PIO Controller32                       |
|    | 9.10  | Voltage Regulator Controller33         |
| 10 | Perip | herals                                 |
|    | 10.1  | User Interface34                       |
|    | 10.2  | Peripheral Identifiers34               |
|    | 10.3  | Peripheral Multiplexing on PIO Lines35 |
|    | 10.4  | PIO Controller A Multiplexing36        |
|    | 10.5  | Serial Peripheral Interface38          |
|    | 10.6  | Two-wire Interface                     |
|    | 10.7  | USART38                                |
|    | 10.8  | Serial Synchronous Controller39        |
|    | 10.9  | Timer Counter39                        |
|    | 10.1  | 0 PWM Controller39                     |
|    | 10.1  |  |
|    | 10.1  | 2 Analog-to-digital Converter40        |
| 11 | ARM   | 7TDMI Processor Overview41             |
|    | 11.1  | Overview41                             |
|    | 11.2  | ARM7TDMI Processor42                   |
| 12 | Debu  | g and Test Features47                  |
|    | 12.1  | Description 47                         |

#### 2. Block Diagram


Figure 2-1. AT91SAM7S512/256/128/64/321 Block Diagram



(Manual: Page 4)

## 2. Block Diagram

Figure 2-1. AT91SAM7S512/256/128/64/321 Block Diagram







Figure 14-1. Real-time Timer



(Manual: Page 73)

### 14.4 Real-time Timer (RTT) User Interface

Table 14-1. Real-time Timer (RTT) Register Mapping

| Offset | Register        | Name   | Access     | Reset Value |
|--------|-----------------|--------|------------|-------------|
| 0x00   | Mode Register   | RTT_MR | Read/Write | 0x0000_8000 |
| 0x04   | Alarm Register  | RTT_AR | Read/Write | 0xFFFF_FFFF |
| 0x08   | Value Register  | RTT_VR | Read-only  | 0x0000_0000 |
| 0x0C   | Status Register | RTT_SR | Read-only  | 0x0000_0000 |

(Manual: Page 75)

#### 14.4.1 Real-time Timer Mode Register

Register Name: RTT\_MR
Access Type: Read/Write

| Access Type. | 11000  | III. |     |     |        |           |        |  |  |
|--------------|--------|------|-----|-----|--------|-----------|--------|--|--|
| 31           | 30     | 29   | 28  | 27  | 26     | 25        | 24     |  |  |
| _            | -      | -    | -   | _   | -      | -         | -      |  |  |
|              |        |      |     |     |        |           |        |  |  |
| 23           | 22     | 21   | 20  | 19  | 18     | 17        | 16     |  |  |
| _            | -      | -    | -   | _   | RTTRST | RTTINCIEN | ALMIEN |  |  |
|              |        |      |     |     |        |           |        |  |  |
| 15           | 14     | 13   | 12  | 11  | 10     | 9         | 8      |  |  |
|              |        |      | RTP | RES |        |           |        |  |  |
|              |        |      |     |     |        |           |        |  |  |
| 7            | 6      | 5    | 4   | 3   | 2      | 1         | 0      |  |  |
|              | RTPRES |      |     |     |        |           |        |  |  |
|              |        |      |     |     |        |           |        |  |  |

#### · RTPRES: Real-time Timer Prescaler Value

Defines the number of SLCK periods required to increment the real-time timer. RTPRES is defined as follows:

RTPRES = 0: The Prescaler Period is equal to 216

RTPRES = 0: The Prescaler Period is equal to RTPRES.

#### ALMIEN: Alarm Interrupt Enable

0 = The bit ALMS in RTT\_SR has no effect on interrupt.

1 = The bit ALMS in RTT\_SR asserts interrupt.

#### RTTINCIEN: Real-time Timer Increment Interrupt Enable


0 = The bit RTTINC in RTT\_SR has no effect on interrupt.

1 = The bit RTTINC in RTT\_SR asserts interrupt.

#### RTTRST: Real-time Timer Restart

1 = Reloads and restarts the clock divider with the new programmed value. This also resets the 32-bit counter.

(Manual: Page 76)



(Manual: Page 20)

#### 14.4.2 Real-time Timer Alarm Register

Register Name: RTT\_AR

Access Type: Read/Write

| 31   | 30   | 29 | 28  | 27 | 26 | 25 | 24 |  |
|------|------|----|-----|----|----|----|----|--|
| ALMV |      |    |     |    |    |    |    |  |
| 23   | 22   | 21 | 20  | 19 | 18 | 17 | 16 |  |
|      | ALMV |    |     |    |    |    |    |  |
|      |      |    |     |    |    |    |    |  |
| 15   | 14   | 13 | 12  | 11 | 10 | 9  | 8  |  |
|      | ALMV |    |     |    |    |    |    |  |
|      |      |    |     |    |    |    |    |  |
| 7    | 6    | 5  | 4   | 3  | 2  | 1  | 0  |  |
|      |      |    | ALI | MV |    |    |    |  |
|      |      |    |     |    |    |    |    |  |

#### · ALMV: Alarm Value

Defines the alarm value (ALMV+1) compared with the Real-time Timer.

(Manual: Page 77)

#### 14.4.3 Real-time Timer Value Register

Register Name: RTT\_VR

Access Type: Read-only

|      |      | *  |    |    |    |    |    |  |
|------|------|----|----|----|----|----|----|--|
| 31   | 30   | 29 | 28 | 27 | 26 | 25 | 24 |  |
| CRTV |      |    |    |    |    |    |    |  |
| 23   | 22   | 21 | 20 | 19 | 18 | 17 | 16 |  |
| CRTV |      |    |    |    |    |    |    |  |
|      |      |    |    |    |    |    |    |  |
| 15   | 14   | 13 | 12 | 11 | 10 | 9  | 8  |  |
|      | CRTV |    |    |    |    |    |    |  |
|      |      |    |    |    |    |    |    |  |
| 7    | 6    | 5  | 4  | 3  | 2  | 1  | 0  |  |
|      |      |    | CR | TV |    |    |    |  |
|      |      |    |    |    |    |    |    |  |

#### · CRTV: Current Real-time Value

Returns the current value of the Real-time Timer.

(Manual: Page 77)

#### 14.4.4 Real-time Timer Status Register

Register Name: RTT\_SR
Access Type: Read-only

| 31 | 30 | 29 | 28 | 27 | 26 | 25     | 24   |
|----|----|----|----|----|----|--------|------|
| -  | _  | -  | -  | -  | -  | -      | _    |
|    |    |    |    |    |    |        |      |
| 23 | 22 | 21 | 20 | 19 | 18 | 17     | 16   |
| -  | _  | -  | -  | -  | -  | -      | _    |
|    |    |    |    |    |    |        |      |
| 15 | 14 | 13 | 12 | 11 | 10 | 9      | 8    |
| -  | _  | -  | -  | -  | -  | -      | _    |
|    |    |    |    |    |    |        |      |
| 7  | 6  | 5  | 4  | 3  | 2  | 1      | 0    |
| _  | _  | -  | -  | -  | -  | RTTINC | ALMS |
|    |    |    |    |    |    |        |      |

#### ALMS: Real-time Alarm Status

0 = The Real-time Alarm has not occurred since the last read of RTT\_SR.

1 = The Real-time Alarm occurred since the last read of RTT\_SR.

#### · RTTINC: Real-time Timer Increment

0 = The Real-time Timer has not been incremented since the last read of the RTT\_SR.

1 = The Real-time Timer has been incremented since the last read of the RTT\_SR.

(Manual: Page 78)

## Next

Advanced Interrupt Controller (AIC)