- 1 Please run the test\_lab4.v file, and it will call all the other files.
- 2 To change the content of the instruction memory, please change the parameter filename in **Instruction\_memory.v** module to any of the provided machine language files (All\_inst.txt or test\_fact.txt). All\_inst.txt tests all instructions, while test\_fact.txt tests fact (7).
- 3 Set the simulation time to 81 ps to see the output of each step.

## All\_inst.txt content description:

1	001000 00111 00010 0001100000100000	Addi	\$2 = \$7 + 6176	\$2 = 70 + 6176 = <b>6246</b> #
2	001100 00111 00011 0000000000001111	Andi	\$3 = \$7 & 15	\$3 = 70 & 15 = <b>6</b>
3	001101 00111 00100 0000000000001111	Ori	\$4 = \$7   15	\$4 = 70   15 = <b>79</b>
4	001010 00111 00101 0000000000101100	Slti	\$5 = (\$7 < 44)?1:0	\$5 = (70 < 44)?1: <b>0</b>
5	001010 00011 00101 0000000000101100	Slti	\$5 = (\$3 < 44)?1:0	\$5 = ( <b>6</b> < 44)? <b>1</b> :0
6	001111 00000 00100 0000000000011111	Lui	\$4 = 31	\$4 = <b>31</b>
7	000000 00100 00001 00110 00000 100000	Add	\$6 = \$4 + \$1	\$6 = 31 + 10 = <b>41</b>
8	000000 00100 00001 00110 00000 100010	Sub	\$6 = \$4 - \$1	\$6 = 31 - 10 = <b>21</b>
9	000000 00100 00001 00111 00000 100100	And	\$7 = \$4 & \$1	\$7 = 31 & 10 = <b>10</b>
10	000000 00100 01000 00111 00000 100101	Or	\$7 = \$4 & \$8	\$7 = 31   80 = <b>95</b>
11	000000 00100 01000 01110 00000 100111	Nor	\$14 = \$4 nor \$8	\$7 = 31 nor 80 = <b>-96 (FFA0)</b> <sub>16</sub>
12	000000 00100 01000 00111 00000 101010	Slt	\$7 = (\$4 < \$8)?1:0	\$7 = (\$4 < \$8)? <b>1</b> :0
13	000000 01000 00100 00111 00000 101010	Slt	\$7 = (\$8 < \$4)?1:0	\$7 = (\$8 < \$4)?1: <b>0</b>
14	100000 00001 01000 00000000000000010	Lb	\$8 = Mem[\$1+2] *	\$8 = Mem[10+2] = ( <b>2D00)</b> <sub>16</sub>
15	100001 00001 01000 00000000000000010	Lh	\$8 = Mem[\$1+2]	\$8 = Mem[10+2] = ( <b>2D0E)</b> <sub>16</sub>
16	101000 00001 01001 0000000000000010	Sb	Mem[\$1+2] =Upper( \$9)	Mem[10+2] = Upper( 90) =
				(00) <sub>16</sub>
17	101001 00001 01001 0000000000000100	Sh	Mem[\$1+4] = \$9	Mem[10+4] = 90= ( <b>005A)</b> <sub>16</sub>
18	000000 01001 00001 00000 00000 011010	Div	P ** = \$9 / \$1	
19	000000 00000 00000 01010 00000 010000	Mfhi	\$10 = Upper(P)	\$10 = 90%10 = <b>0</b>
20	000000 00000 00000 01011 00000 010010	Mfhl	\$11 = Lower(P)	\$11 = 90/11 = <b>9</b>
21	000000 01001 00010 00000 00000 011000	Mult	P = \$9 * \$2	P = 90*6246 = 562140 =
				(893DC) <sub>16</sub>
22	000000 00000 00000 01010 00000 010000	Mfhi	\$10 = Upper(P)	\$10 = <b>8</b>
23	000000 00000 00000 01011 00000 010010	Mfhl	\$11 = Lower(P)	\$11 = <b>37852 = (93DC)</b> <sub>16</sub>
24	000000 00000 01010 01100 00010 000000	SII	\$12 = \$10 <<2	\$12 = 8<<2 = <b>32</b>
25	000000 00000 01010 01101 00010 000010	Srl	\$13 = \$10 >> 2	\$13 = 8>>2 = <b>2</b>
26	000001 01110 00001 11111111111101100	Bgez	\$14>0?go to PC-20*4	Will not branch
27 +	000001 01010 00001 111111111111101100	Bgez	\$10>0?go to PC-20*4	Will branch (INST 8)

<sup>\*</sup>The output of each instruction is shown in **bold** 

<sup>\*</sup> Memory is addressable from zero

<sup>\*\*</sup> Special 32-bit register used to hold product and division result.

<sup>&</sup>lt;sup>+</sup> **Beq**, **jal**, and **jr** instructions is already tested with the factorial implementation as shown in the report.