




8 7 6 5 3 APPD \_ 1. ALT RESISTANCE VALUES ARE IN OHMS. 0.1 WATT +/- 5%. REV DESCRIPTION OF REVISION 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS. DATE 3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ <ECO DESCRIPTION> J44 MLB-4GB SCHEMATIC 08/20/2013 Date Page Contents Page Contents Sync Sync D2\_KEPLER 08/20/2013 Table of Contents AUDIO: CODEC, ANALOG J44 08/12/2013 BOM Configuration 47 AUDIO: CODEC, DIGITAL J44 J44 BOM Configuration 48 AUDIO: SPEAKER AMP J44 J44 08/12/2013 08/12/2013 49 AUDIO: JACK PD Parts J44 J44 08/12/2013 08/12/2013 CPU GFX/NCTF/RSVD 50 AUDIO: JACK TRANSLATORS 08/12/2013 08/12/2013 CPU Misc/JTAG/CFG/RSVD 51 DC-In & Battery Connectors 08/12/2013 08/12/2013 CPU DDR3/LPDDR3 Interfaces 52 PBus Supply & Battery Charger J44 J44 08/12/2013 08/12/2013 8 CPU/PCH POWER 53 CPU VR12.6 VCC Regulator IC J44 08/12/2013 08/12/2013 9 CPU/PCH GROUNDS CPU VR12.5 VCC Power Stage J44 J44 08/12/2013 08/12/2013 10 CPU Decoupling 55 1.35V DDR3 SUPPLY J44 J44 08/12/2013 08/12/2013 11 PCH Decoupling 5V / 3.3V Power Supply J44 J44 12 PCH Audio/JTAG/SATA/CLK 57 1.05V S0 Power Supply J44 J44 PCH PM/PCI/GFX LCD AND KBD BKLT DRIVER 13 58 14 PCH PCIe/USB/LPC/SPI/SMBus 59 Misc Power Supplies J44 J44 08/12/2013 08/12/2013 15 PCH GPIO/MISC/LPIO 60 Power FETs 08/12/2013 CPU/PCH Merged XDP 16 61 Power Control 08/12/2013 17 eDP Display Connector Chipset Support 62 Project Chipset Support 18 63 RIO Connector 19 DDR3 VREF MARGINING 64 Display Mux: HDMI vs DP J44 J44 MASTER 20 DDR3 SDRAM Bank A (Rank 0) 65 Power Aliases MASTER J44 21 DDR3 SDRAM BANK B (RANK 0) Signal Aliases MASTER MASTER 22 DDR3 Termination J44\_YONAS-4GB 08/12/2013 67 Memory Bit/Byte Swizzle J44 23 Thunderbolt Host (1 of 2) J44 68 Functional / ICT Test J44 69 24 Thunderbolt Host (2 of 2) PCB Rule Definitions J44 J44 25 70 Thunderbolt Mobile Support CPU & PCIe Constraints 71 26 Thunderbolt Connector A USB Constraints 27 Thunderbolt Connector B 72 PCH Constraints J44 08/12/2013 01/03/2013 28 DDC Crossbar 73 Memory Constraints J44 08/12/2013 08/12/2013 29 WIRELESS SUPPORT 74 TBT, DP, HDMI Constraints J44 J44 08/12/2013 08/12/2013 Camera Constraints 30 SSD Connector J44 75 J44 08/12/2013 08/12/2013 31 Camera 1 of 2 76 SMC Constraints J44 J44 08/12/2013 32 Camera 2 of 2 77 Project Specific Constraints J44 J44 78 33 External A USB3 Connector Reference J44 J44 34 KEYBOARD/TRACKPAD (1 OF 2) J44 08/12/2013 35 KEYBOARD/TRACKPAD (2 OF 2) J44 08/12/2013 36 08/12/2013 37 SMC Shared Support J44 08/12/2013 38 SMC Project Support J44 08/12/2013 39 SMBus Connections J44 08/12/2013 40 Power Sensors: High Side J44 08/12/2013 41 Power Sensors: Load Side J44 42 Power Sensors: Extended J44 43 Thermal Sensors J44 44 J44 45 LPC+SPI Debug Connector ALIASES RESOLVED <PART\_DESCRIPTION> SCH NUMS D Apple Inc. <E4LABEL> Schematic / PCB #'s NOTICE OF PROPRIETARY PROPERTY: PART NUMBER DESCRIPTION REFERENCE DES CRITICAL BOM OPTION <BRANCH> THE POSESSOR AGRES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PA IV ALL RIGHTS RESERVED 051-0052 SCHEM, MLB-4GB, J44 1 OF 120 820-3536 PCBF,MLB-4GB,J44 CRITICAL 1 OF 78 8 7 3 6 5 4 2
















































































































Ω


U


Ø


В












































































				www.roc	setix.com			
	8	7	6	5	4	3	2	_ 1
					-	-		
D								
				Memory Bit/Byte	Swizzle			
			MAKE_BASE  73 68 7 TRUE MEM A DQ<0> = MEM A DQ<6  73 68 7 TRUE MEM A DQ<1> = MEM A DQ<5  = = MEM A DQ<5			= MEM B DQ<8> 21 = MEM B DQ<14> 21		
			73 68 7 TRUE MEM A DO<2> = MEM A DO<5 73 68 7 TRUE MEM A DO<3> = MEM A DO<6	57> 20	73 68 7 TRUE MEM_B_DQ<2>	=MEM B DQ<11> 21 =MEM B DQ<9> 21		
			73 68 7 TRUE MEM A DQ<4> == MEM A DQ<6 73 68 7 TRUE MEM A DQ<5> == MEM A DQ<5	52> 20	73 68 7 TRUE MEM B DQ<4>	=MEM B DQ<12> 21 =MEM B DQ<10> 21		
$\vdash$			73 68 7 TRUE MEM A DQ<6> = MEM A DQ<5 73 68 7 TRUE MEM A DQ<7> = MEM A DQ<7> = MEM A DQ<6	63> 20	73 68 7 TRUE MEM_B_DQ<7>	=MEM B DQ<15> 21 =MEM B DQ<13> 21		<b>—</b>
			73 68 7 TRUE MEM A DQ<8> = MEM A DQ<6 73 68 7 TRUE MEM A DQ<9> = MEM A DQ<6	40>20	73 68 7 TRUE MEM B DQ<9>	= MEM B DQ<24> 21 = MEM B DQ<30> 21		
<b> </b>			73 68 7 TRUE MEM A DO<10> — =MEM A DO<6 73 68 7 TRUE MEM A DO<11> — =MEM A DO<6	47> 20	73 68 7 TRUE MEM_B_DQ<11>	= =MEM_B_DO<29> 21 = MEM_B_DO<27> 21 = MEM_B_DO<27> 21		
			73 68 7 TRUE MEM A DQ<12> = MEM A DQ<6 73 68 7 TRUE MEM A DQ<13> = MEM A DQ<6 73 68 7 TRUE MEM A DQ<14> = MEM A DQ<6 73 68 7 TRUE MEM A DQ<14> = MEM A DQ<6	42> 20	73 68 7 TRUE MEM_B_DO<13>	= MEM B DQ<28> 21 = MEM B DQ<26> 21 = MEM B DQ<25> 21		
			73 68 7 TRUE MEM A DO<14> = MEM A DO<2 73 68 7 TRUE MEM A DO<15> = MEM A DO<2 73 68 7 TRUE MEM A DO<16> = MEM A DO<2 73 68 7 TRUE MEM A DO<16> = MEM A DO<2 73 68 7 TRUE MEM A DO<16> = MEM A DO<2 73 68 7 TRUE MEM A DO<16> = MEM A DO<2 73 68 7 TRUE MEM A DO<16> = MEM A DO<2 73 68 7 TRUE MEM A DO<16> = MEM A DO<2 73 68 7 TRUE MEM A DO<16> = MEM A DO<2 73 68 7 TRUE MEM A DO<16> = MEM A DO<2 73 68 7 TRUE MEM A DO<16> = MEM A DO<2 73 68 7 TRUE MEM A DO<16> = MEM A DO<2 73 68 7 TRUE MEM A DO<2 73 68 7 TRUE MEM A DO<4 74 68 7 TRUE MEM A DO<4 75	43> 20	73 68 7 TRUE MEM B DQ<15>	= MEM B DQ<25> 21 = MEM B DQ<31> 21 = MEM B DQ<5> 21		
			73 68 7 TRUE MEM A DQ<17> — =MEM A DQ<17> 3 68 7 TRUE MEM A DQ<18> — =MEM A DQ<18 —	18> 20	73 68 7 TRUE MEM B DQ<17>	= MEM B DQ<1> 21 = MEM B DQ<6> 21		
С			73 68 7 TRUE MEM A DQ<19> = MEM A DQ	19> 20	73 68 7 TRUE MEM B DQ<19>	=MEM B DQ<3> 21 =MEM B DQ<4> 21		C
			73 68 7 TRUE MEM A DQ<21> = MEM A DQ<2 73 68 7 TRUE MEM A DQ<22> = MEM A DQ<2		73 68 7 TRUE MEM B DQ<21>	=MEM B DQ<7> 21 =MEM B DQ<0> 21		
			73 68 7 TRUE MEM A DO<23> = MEM A DO<1 73 68 7 TRUE MEM A DO<24> = MEM A DO<24	38> 20	73 68 7 <u>TRUE</u> <u>MEM B DQ&lt;23&gt;</u> 73 68 7 <u>TRUE</u> <u>MEM B DQ&lt;24&gt;</u>	=MEM B DQ<2> 21 =MEM B DQ<21> 21		
			73 68 7 TRUE MEM A DQ<25> = MEM A DQ<25 73 68 7 TRUE MEM A DQ<26> = MEM A DQ<2	37> 20	73 68 7 TRUE MEM B DQ<26>	=MEM B DQ<17> 21 =MEM B DQ<20> 21		
			73 68 7 TRUE MEM A DQ<27> = MEM A DQ<27 73 68 7 TRUE MEM A DQ<28> = MEM A DQ<2	34> 20	73 68 7 TRUE MEM B DQ<28>	= MEM B DQ<22> 21 = MEM B DQ<23> 21		
			73 68 7 TRUE MEM A DQ<29> = MEM A DQ<2 73 68 7 TRUE MEM A DQ<30> = MEM A DQ<3 73 68 7 TRUE MEM A DQ<31> = MEM A DQ<3 73 68 7 TRUE MEM A DQ<31> = MEM A DQ<3	35> 20	73 68 7 TRUE MEM B DQ<30>	= MEM B DQ<19> 21 = MEM B DQ<18> 21 = MEM B DQ<16> 21		
		73 68	73 68 7 TRUE MEM A DO<32> — MEM A DO<32 73 68 7 TRUE MEM A DO<33> — MEM A DO<32 73 68 7 TRUE MEM A DO<33> — MEM A DO<3	7 20 67 68 73	73 68 67 21 7 TRUE MEM_B_DO<32> —	MEM_B_DO<32> 7 21 67 68 73 = MEM_B_DO<40> 21		<u> </u>
			73 68 7 TRUE MEM A DO<34> — =MEM A DO< 73 68 7 TRUE MEM A DO<35> — =MEM A DO<	25> 20	73 68 7 TRUE MEM_B_DO<34>	= MEM_B_DO<45> 21 = MEM_B_DO<43> 21		
			73 68 7 TRUE MEM A DO<36> = MEM A DO< 73 68 7 TRUE MEM A DO<37> = MEM A DO<	30> 20	73 68 7 TRUE MEM B DQ<36>	=MEM B DQ<46> 21 =MEM B DQ<42> 21		
			73 68 7 TRUE MEM A DQ<38> = MEM A DQ< 73 68 7 TRUE MEM A DQ<39> = MEM A DQ<			=MEM B DQ<47> 21 =MEM B DQ<41> 21		
			73 68 7 TRUE MEM A DO<40> = MEM A DO<1 73 68 7 TRUE MEM A DO<41> = MEM A DO<61		73 68 7 TRUE MEM B DQ<40>	=MEM_B_DQ<60> 21 =MEM_B_DQ<56> 21		
			73 68 7 TRUE MEM A DQ<42> = MEM A DQ<1 73 68 7 TRUE MEM_A_DQ<43> = MEM_A_DQ<1	15> 20	73 68 7 TRUE MEM_B_DO<43>	=MEM_B_DQ<63> 21 =MEM_B_DQ<61> 21		
В			73 68 7 TRUE MEM A DQ<44> = MEM A DQ<1 73 68 7 TRUE MEM A DQ<45> = MEM A DQ<1	10> 20	73 68 7 TRUE MEM B DQ<45>	= MEM B DQ<62> 21 = MEM B DQ<58> 21		l <sub>R</sub>
			73 68 7 TRUE MEM A DO<46> — =MEM A DO<5 73 68 7 TRUE MEM A DO<47> — =MEM A DO<5	13> 20	73 68 7 TRUE MEM B DO<47>	= MEM_B_DO<59> 21 = MEM_B_DO<57> 21		l b
			73 68 7 TRUE MEM A DQ<48> = MEM A DQ<5 73 68 7 TRUE MEM A DQ<49> = MEM A DQ<5 73 68 7 TRUE MEM A DQ<50> = MEM A DQ<5	55> 20	73 68 7 TRUE MEM B DQ<49>	= MEM B DQ<38> 21 = MEM B DQ<37> 21 = MEM B DQ<32> 21		
			73 68 7 TRUE MEM A DQ<51> — =MEM A DQ<53> — =M	54> 20	73 68 7 TRUE MEM B DQ<51>	= MEM B DQ<33> 21 = MEM B DQ<35> 21		
			73 68 7 TRUE MEM A DO<53> = MEM A DO<6	48> 20	73 68 7 TRUE MEM_B_DQ<53>	=MEM_B_DQ<36> 21 =MEM_B_DQ<34> 21		
			73 68 7 TRUE MEM A DQ<55> = MEM A DQ<55 = MEM A DQ<56 = ME		73 68 7 TRUE MEM B DQ<55>	=MEM B DQ<39> 21 =MEM B DQ<51> 21		
			73 68 7 TRUE MEM A DO<57> = MEM A DO< 73 68 7 TRUE MEM A DO<58> = MEM A DO<	1> 20	73 68 7 TRUE MEM_B_DQ<57>	=MEM B DQ<53> 21 =MEM B DQ<48> 21		
			73 68 7 TRUE MEM A DQ<59> =MEM A DQ<6 73 68 7 TRUE MEM A DQ<60> =MEM A DQ<60> =MEM A DQ<60>	0> 20	73 68 7 TRUE MEM B DQ<60>	=MEM B DQ<55> 21 =MEM B DQ<50> 21		
			73 68 7 TRUE MEM A DQ<61> — =MEM A DQ< 73 68 7 TRUE MEM A DQ<62> — =MEM A DQ<	7>20	73 68 7 TRUE MEM_B_DQ<62>	= MEM B DQ<49> 21 = MEM B DQ<54> 21		
		73 7	73 68 7 TRUE MEM A DQ<63> — =MEM A DQ<6 TRUE MEM A DQS P<0> — =MEM A DQS		<del>-</del>	_ =MEM B DQ<52>		
		73 7 73 7	TRUE MEM A DQS N<0> = MEM A DQS N TRUE MEM A DQS P<1> = MEM A DQS P	<u>N&lt;7&gt;</u> 20	73 7 TRUE MEM B DQS N<0>	=MEM B DQS N<1> 21 =MEM B DQS P<3> 21		
		73 7 73 7	TRUE MEM A DQS N<1> = MEM A DQS N	N<5> 20 P<2> 20	73 7 TRUE MEM B DQS N<1> 73 7 TRUE MEM B DQS P<2>	=MEM B DQS N<3> 21 =MEM B DQS P<0> 21		
7		73 7	TRUE MEM A DQS N<2> = MEM A DQS TRUE MEM A DQS P<3> = MEM A DQS	P<4> 20	73 7 TRUE MEM B DQS P<3>	= MEM B DQS N<0> 21 = MEM B DQS P<2> 21		_
A		73 7	TRUE MEM A DOS N<3> = MEM A DOS N TRUE MEM A DOS P<4> = MEM A DOS N TRUE MEM A DOS N<4> = MEM A DOS N TRUE MEM A DOS N<4> = MEM A DOS N	P<3> 20	73 7 TRUE MEM B DOS P<4>	= MEM B DOS N<2> 21 = MEM B DOS P<5> 21 = MEM B DOS N<5> 21	SYNC MASTER=J44 PAGE TITLE	SYNC DATE=01/03/2013 A
<b> </b>		73 7	TRUE MEM A DOS N<4> = MEM A DOS N TRUE MEM A DOS N<5> = MEM A DOS N TRUE MEM A DOS N<5> = MEM A DOS	P<1> 20	73 7 TRUE MEM B DOS P<5>	= MEM B DOS N<3> 21 = MEM B DOS P<7> 21 = MEM B DOS N<7> 21	Memory 1	Bit/Byte Swizzle
		73 67 20 7	TRUE MEM A DQS P<6> — MEM A DQS I TRUE MEM A DQS N<6> — MEM A DQS I	P<6> 7 20 67 73	73 67 21 7 TRUE MEM B DQS P<6>	MEM B DOS P<6> 7 21 67 73 — MEM B DOS N<6> 7 21 67 73	Appl	e Inc. SCH_NUM> D
		73 7	TRUE MEM A DQS P<7> = MEM A DQS P TRUE MEM A DQS N<7> = MEM A DQS N<7> = MEM A DQS N	P<0> 20	73 7 TRUE MEM B DOS P<7>	=MEM B DQS P<6> 21 =MEM B DQS N<6> 21	NOTICE OF PROPRIETA	
					_ <u>_</u>	=	THE INFORMATION CONTAINED HIPROPRIETARY PROPERTY OF APP. THE POSESSOR AGREES TO THE I I TO MAINTAIN THIS DOCUMEN	LE INC. FOLLOWING: PAGE
							II NOT TO REPRODUCE OR COPY III NOT TO REVEAL OR PUBLISH IV ALL RIGHTS RESERVED	IT IT
	8	7	6	5	4	3	2	1
	<u> </u>	·		_ <b>i</b>	<u> </u>	<u> </u>	<u> </u>	<u> </u>



				senx.com			
8	7	6	5	4	3	2	1
J44 BOARD-SPECIFIC	C SPACING & PHYSICAL	CONSTRAINTS					
BOARD LAYERS		BOARD AREAS BOARD UNITS ALLEG (MIL or MM) VERSI	RO ON				
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, ISL8	B,ISL9,ISL10,ISL11,BOTTOM NO_TYPE,	BGA,P65BGA,BGA_MEM MM 16.	5				
PHYSICAL_RULE_SET LAYER ALLOW ROUT ON LAYER?	PE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIN	MUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GAP					
DEFAULT * Y	=45_OHM_SE =45_OHM_SE	10 MM	-				
STANDARD * Y	=DEFAULT =DEFAULT	10 MM =DEFAULT =DEFAULT					
_							r
D							
			NET_SPACING_TYPE1 NET_SP	ACING_TYPE2 AREA_TYPE SPACING_RULE_SET			
PHYSICAL_RULE_SET LAYER ON LAYER?	TE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIN	MUM NECK LENGTH   DIFFPAIR PRIMARY GAP   DIFFPAIR NECK GAP	*	* BGA P072_SPACE			
50_OHM_SE TOP,BOTTOM Y	0.095 MM 0.095 MM	MUN NECK LENGTH DIFFPAIR PRIMARI GAP DIFFPAIR NECK GAP	*	* P65BGA P075_SPACE			
50_OHM_SE * Y	0.066 MM 0.066 MM =	STANDARD =STANDARD =STANDARD					
PHYSICAL_RULE_SET LAYER ALLOW ROUT	FE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIF	MUM NECK LENGTH   DIFFPAIR PRIMARY GAP   DIFFPAIR NECK GAP	7				
PHYSICAL_RULE_SET LAYER ALLOW ROUT ON LAYER?  45_OHM_SE TOP, BOTTOM Y	MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIM  0.116 MM 0.116 MM	MUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GAP	SPACING_RULE_SET LAS	ER LINE-TO-LINE SPACING WEIGHT			
45_OHM_SE * Y		STANDARD =STANDARD =STANDARD	DEFAULT				<b>—</b>
ALLOW POLY	PPE		- 3 111(311(3	=DEFAULT ?			
PHYSICAL_RULE_SET LAYER ALLOW ROUT ON LAYER?  40_OHM_SE TOP,BOTTOM Y	MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIM  0.145 MM 0.095 MM	MUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GAP	1072_511102	0.071 MM ? 0.075 MM ?			
40_OHM_SE * Y		=STANDARD =STANDARD =STANDARD					
ATTOM DOW	TE		- -				1
PHYSICAL_RULE_SET LAYER ALLOW ROUT ON LAYER?  37_OHM_SE TOP,BOTTOM Y	MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIMUM 0.165 MM 0.095 MM	MUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GAP	-				
37_OHM_SE		=STANDARD =STANDARD =STANDARD	-				<b>I</b>
		W1,2000,201	Stackup-Defined	Spacing Rules			
PHYSICAL_RULE_SET LAYER ALLOW ROUT ON LAYER?  27P4_OHM_SE TOP,BOTTOM Y	MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIM  0.265 MM 0.095 MM	MUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GAP	Note: Outer dielectr	c is 0.058 mm nominal, c is 0.053 mm nominal.			ľ
27P4_OHM_SE		=STANDARD =STANDARD =STANDARD		C IS 0.055 mm HOMINAI.			
PHYSICAL_RULE_SET LAYER ALLOW ROUT ON LAYER?	TE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIM	MUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GAP	SPACING_RULE_SET LA	ER LINE-TO-LINE SPACING WEIGHT			
72_OHM_DIFF * N		=STANDARD =STANDARD =STANDARD	1:1_SPACING	0.1 MM ?			
72_OHM_DIFF ISL3, ISL4, ISL9, ISL10 Y	0.105 MM	0.120 MM	-				
72_OHM_DIFF ISL2,ISL11 Y 72_OHM_DIFF TOP,BOTTOM Y	0.105 MM	0.120 MM	SPACING_RULE_SET LAN  1x DIELECTRIC TOP,B				
			1x_DIELECTRIC ISL3,ISL4,	may and a may be			
PHYSICAL_RULE_SET LAYER ALLOW ROUT ON LAYER?		Many province year.	1X_DIELECTRIC INC., INC., INC.	#EX7, #EER, #EER1 0.101 MM ?			
80_OHM_DIFF	=STANDARD =STANDARD = 0.092 MM 0.092 MM	=STANDARD	-				
80_OHM_DIFF ISL2,ISL11 Y	0.092 MM 0.092 MM	0.120 MM	-				
80_OHM_DIFF TOP,BOTTOM Y	0.125 MM 0.125 MM	0.155 MM 0.155 MM					
PHYSICAL_RULE_SET LAYER ALLOW ROUT ON LAYER?	TE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIN	MUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GAP					
85_OHM_DIFF * N	=STANDARD =STANDARD =	=STANDARD =STANDARD =STANDARD		TYPE PHYSICAL_RULE_SET			
B 85_OHM_DIFF ISL3,ISL4,ISL9,ISL10 Y	0.080 MM 0.080 MM	0.120 MM 0.120 MM	* P6	BGA P65_BGA			B
85_OHM_DIFF ISL2,ISL11 Y	0.080 MM 0.080 MM	0.120 MM 0.120 MM					
85_OHM_DIFF TOP, BOTTOM Y	0.105 MM	0.125 MM					
PHYSICAL_RULE_SET LAYER ALLOW ROUT ON LAYER?	TE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIM	MUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GAP					
90_OHM_DIFF * N		=STANDARD =STANDARD =STANDARD	<u> </u>				
90_OHM_DIFF ISL3,ISL4,ISL9,ISL10 Y 90 OHM DIFF ISL2,ISL11 Y	0.078 MM	0.200 MM	=				<b>!</b>
90_OHM_DIFF ISL2,ISL11 Y 90_OHM_DIFF TOP,BOTTOM Y	0.078 MM	0.200 MM	-				
		111111111	_				<b>⊢</b>
							<b>I</b>
1 1							
							I
PHYSICAL_RULE_SET LAYER ALLOW ROUT ON LAYER?	PE MINIMIM LINE WIDTH MINIMIN WEST STREET	MUM NECK LENGTH   DIFFPAIR PRIMARY GAP   DIFFPAIR NECK GAP					
PHYSICAL_RULE_SET LAYER ON LAYER?  P65_BGA * Y	0.071MM 0.071MM	MUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GAP  0.075MM 0.126MM	-				
A		M4,2000,300	<u> </u>			SYNC MASTER=J44	SYNC DATE=08/12/2013 P
PHYSICAL_RULE_SET LAYER ALLOW ROUT ON LAYER?  1TO1_DIFFPAIR * Y		MUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NECK GAP  STANDARD 0.1 MM 0.1 MM	_			PAGE TITLE	le Definitions
TIOI_DITTIAIX 1	-STRIDING -STRIDING	OTTAIN OTT IN				- 0-	DRAWING NUMBER SIZE
						Appl	e IIIC.
						NOTICE OF PROPRIETA	
						THE INFORMATION CONTAINED H PROPRIETARY PROPERTY OF APP THE POSESSOR AGREES TO THE	
						I TO MAINTAIN THIS DOCUMEN II NOT TO REPRODUCE OR COPY	T IN CONFIDENCE 110 OF 120
						III NOT TO REVEAL OR PUBLISH IV ALL RIGHTS RESERVED	1 IT IN WHOLE OR PART 69 OF 78
8	7	6	5	4	3	2	1




USB3_TX				www.ro	sefix.com						
Company   Comp	8	7	6	5	4			3	2	1	$\overline{}$
Company   Comp	USB 2 Interface (	Constraints	•		IISB Constra	ints		•			$\neg$ $\bot$
No.   10.00	PHYSICAL_RULE_SET LAYER ON LAYER PCH_USB_RBIAS * =STAND USB_85D * =85_OHM_  SPACING_RULE_SET LAYER LINE-TO-	NOUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIMUDARD =STANDARD =STANDARD =S  LDIFF =85_OHM_DIFF =85_OHM_DIFF =85_  D-LINE SPACING WEIGHT SPACING_RULE_SET LA	TANDARD =STANDARD =STANDARD OHM_DIFF =85_OHM_DIFF =85_OHM_DIFF  YER LINE-TO-LINE SPACING WEIGHT	.P	ELECTRICAL CONST SET	NET TYPE PHYSICAL  USB_85D	SPACING USB USB	USB_BT_N 14 29 USB_BT_CONN_P 29 63			
USB   Interface Constraints   USB			_		USB_EXTA	USB_85D U	USB DEFAULT	USB_EXTA_N 14 33  SMC_DEBUGPRT_RX_L 33 36 37			
Marie   Mari	PHYSICAL_RULE_SET LAYER ON LAYER  USB3_85D * =85_OHM_  SPACING_RULE_SET LAYER LINE-TO-	NOUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIMUM LOIFF =85_OHM_DIFF	OHM_DIFF =85_OHM_DIFF =85_OHM_DIFI  AVER LINE-TO-LINE SPACING WEIGHT		USB_EXTA USB_EXTA USB_EXTA USB_EXTA USB_EXTA USB_EXTA USB_EXTA USB_EXTA USB_EXTB USB_EXTB	USB_85D	USB USB USB USB USB USB USB	USBZ EXTA MUXED P 33 USBZ EXTA MUXED N 33 USBZ EXTA MUXED F P 33 USBZ EXTA MUXED F N 33 USB LT1 P 68 USB LT1 N 68 USB EXTB P 14 63 USB EXTB N 14 63			
System Clock Signal Constraints   Special State   Special St	USB3_TXRX	DIELECTRIC ? USB3_TXRX TOP USB3_2OTHER TOP  AREA_TYPE SPACING_RULE_SET  * USB3_2OTHER	BOTTOM =10X_DIELECTRIC ?		USB_TPAD  USB_TPAD  USB_TPAD  USB_TPAD  USB_TPAD	USB_85D I	USB3_RX USB3_RX USB3_RX USB3_RX	USB TPAD N 14 34 USB TPAD R P 34 USB TPAD R N 34  USB3 EXTA D2R P 14 33 68 USB3 EXTA D2R N 14 33 68 USB3 EXTA D2R N 14 33 68			С
Clar 298   1	USB3_RX *_TX  System Clock Sign	* USB3_TXRX nal Constraints		<del>-</del>	USB3_EXTA_R2D  USB3_EXTA_R2D  USB3_EXTB_D2R  USB3_EXTB_D2R  USB3_EXTB_R2D  USB3_EXTB_R2D	USB_85D	USB3_TX USB3_TX USB3_TX USB3_RX USB3_RX USB3_TX USB3_TX	USB3 EXTA R2D C P 14 33 60  USB3 EXTA R2D C N 14 33 60  USB3 EXTB D2R P 14 63 60  USB3 EXTB D2R N 14 63 60  USB3 EXTB R2D C P 14 63 60  USB3 EXTB R2D C N 14 63 60			
B  SATA Interface Constraints (Not Used)	CLK_25M_45S * =45_OHM  SPACING_RULE_SET LAYER LINE-TO-	M_SE =45_OHM_SE =45_OH	MAIL ARRIVA	Constant	USB3_SD_DZR  USB3_SD_RZD  USB3_SD_RZD  USB3_SD_RZD  USB3_SD_RZD  USB_NC  USB_NC  USB_NC  USB_NC  USB_NC  USB_NC	USB3_85D	USB3_RX USB3_TX USB3_TX USB3_TX USB USB USB USB	USB3RPCIE SD DZR N 14 63 68 USB3RPCIE SD RZD C P 14 63 USB3RPCIE SD RZD C N 14 63  NC USB IRP 14 66 NC USB IRN 14 66 TP USB 5P 14 TP USB 5N 14 NC USB SDP 14 66			
SATA_10SE			m neck length difffair primary gap difffair neck gaa	.P	USB_NC USB_NC	USB_85D I	USB	NC_USB_CAMERAN 14 66			В
SATA_OTHER * #4X_DIELECTRIC ?  SATA_OTHER * * * * * * * * * * * * * * * * * * *	SATA_45SE * =45_OHM  SPACING_RULE_SET LAYER LINE-TO- SATA_2SAME * =3X_D:	DELINE SPACING WEIGHT SPACING RULE_SET LA SATA_2SAME TOP,	5_OHM_SE =45_OHM_SE =45_OHM_SE  YER    LINE-TO-LINE SPACING    WEIGHT BOTTOM =4x_DIELECTRIC ?	ONCOME.		SATA_85D SATA_85D	SATA_RX SATA_TX	DUMMY SATA D2R N DUMMY SATA R2D P			
SATA TX * RX * SATA TXRX  SATA TX * RX * SAT	SATA_2OTHER * =4X_D:    NET_SPACING_TYPE1   NET_SPACING_TYPE2   A   SATA_* * *	SATA_2OTHER TOP,  AREA_TYPE SPACING_RULE_SET  * SATA_2OTHER	nec, net que con		SYSCLK_CLK25M SYSCLK_CLK25M SYSCLK_CLK25M SYSCLK_CLK25M_CAM SYSCLK_CLK25M_CAM	CLK_25M_45S C CLK_25M_45S C CLK_25M_45S C CLK_25M_45S C	CLK_25M CLK_25M CLK_25M CLK_25M	SYSCLK   CLK25M   X2   17			
8 7 6 5 4 3 2 1	SATA_TX *_RX	* SATA_TXRX			SYSCLK_CLK25M_CAM  SYSCLK_CLK25M_CAM  SYSCLK_CLK25M_CAM  SYSCLK_CLK25M_CAM  SYSCLK_CLK25M_TBT	CLK_25M_45S ( CLK_25M_55 (	CLK_25M  CLK_25M  CLK_25M  CLK_25M  CLK_25M	CLK25M CAM XTALP 32 CLK25M CAM XTALN 32 CLK25M CAM CLKN 31 32 SYSCLK CLK25M TBT 17 23	NOTICE OF PROPRIETA THE INFORMATION CONTAINED HE PROPRIETARY PROPERTY OF APPL THE POSSESOR AGREES TO THE F I TO MAINTAIN THIS DOCUMEN II NOT TO REPRODUCE OR COPY LII NOT TO REPRODUCE OR COPY LII NOT TO REVEAL OR PUBLISH	CONSTRAINTS  PINC.  PARTING NUMBER  SCH_NUM>  SCH_NUM>  REVISION  REVISION  SEE IN:  SEE IN:	D >
	8	7	6	5	4	<u> </u>		3	2	1	_

	_	_		efix.com			_
8	7	6	5	4	3	2	1
LPC Bus Constrain	nts		PCH Net F	roperties			
PHYSICAL_RULE_SET LAYER ALLOW ROON LAYER		MUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NE	K GAP	- NDM MVDD	$\neg$		
LPC_45S * =45_OHN		45_OHM_SE	RD .	PHYSICAL SPACING  LPC 45S LPC			
CLK_LPC_45S * =45_OHN	42_0nm_3E	43_OHM_SE —STANDARD —STAND	LPC AD	LPC 45S LPC	LPC FRAME L 14 36 45 68		
	-LINE SPACING WEIGHT		LPC_CLK24M_Sh	C CLK LPC 45S CLK LPC	LPC_CLK24M_SMC_R 12 17 LPC_CLK24M_SMC 17 36 68		
	5 MIL ?		LPC_CLK24M_LE	CPLUS CLK_LPC_45S CLK_LPC CPLUS CLK_LPC_45S CLK_LPC	LPC CLK24M LPCPLUS 17 45 68  LPC CLK24M LPCPLUS R 12 17		
CLK_LPC * 8	3 MIL ?						
CMD T			SMBUS_PCH SMBUS_PCH	SMB_45S SMB SMB_45S SMB	SMBUS PCH CLK		
SMBus Interface C			SML_PCH_0	SMB_45S SMB	SML_PCH_0_CLK 14 39		
PHYSICAL_RULE_SET LAYER ALLOW ROON LAYER  SMB_45S * =45_OHN		MUM NECK LENGTH   DIFFPAIR PRIMARY GAP   DIFFPAIR NE 45 OHM SE		SMB_45S SMB SMB_45S SMB	SMBUS SMC 1 S0 SCL 14 32 36 39 43 68 76		
5.15_155		19_002   51111.5111.2   51111.2	<b>─</b>	SMB_45S SMB HDA_45S HDA	SMBUS SMC 1 S0 SDA 14 32 36 39 43 68 76  HDA BIT CLK 12 47		
	-LINE SPACING WEIGHT		HDA_BIT_CLK HDA_BIT_CLK	HDA_45S HDA	HDA_BIT_CLK_R 12		
SMB * =2x_D	IELECTRIC ?		HDA_SYNC	HDA_45S HDA HDA_45S HDA	HDA SYNC   12 47   HDA SYNC R   12		
UD Audia Tatanfaa	a Construciota		HDA_RST HDA_RST	HDA_45S HDA HDA_45S HDA	HDA_RST_R_L   12   HDA_RST_L   12   47		
HD Audio Interfac			HDA SDIN	HDA_45S HDA	HDA_SDIN0 12 47 68 CS4208_HDA_SDOUT0_R 47		
PHYSICAL_RULE_SET LAYER ALLOW ROON LAYER  HDA_45S * =45_OHN		MUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NE 45 OHM SE =STANDARD =STAND	PD HDA_SDOUT	HDA_45S HDA	HDA_SDOUT		
			HDA_SDOUT	HDA_45S HDA	HDA_SDOUT_R 12 17		
	-LINE SPACING WEIGHT		SPI_MLR SPI_MLB	SPI_45S SPI	SPI_ALT_CLK 45		
	IELECTRIC ?		SPI MLB	SPI_45S         SPI           SPI_45S         SPI	SPI_CLK		
SPI Interface Con	nstraints		SPI_MLB	SPI_45S SPI SPI_45S SPI	SPI_MLB_CLK		
PHYSICAL_RULE_SET LAYER ALLOW ROON LAYER	OUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAXIM	MUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NE	K GAP SPI MLB	SPI_45S SPI	SPI ALT CS L		
SPI_45S * =45_OHN	M_SE = 45_OHM_SE = 45_OHM_SE = 4	45_OHM_SE =STANDARD =STAND	SPI MLB	SPI_45S SPI	SPI_CSO_R_L 14 45		
SPACING_RULE_SET LAYER LINE-TO-	-LINE SPACING WEIGHT		SPI_MLB SPI_MLB	SPI_45S         SPI           SPI_45S         SPI	SPI MLB CS L         45           SPI SMC CS L         36 45		
	3 MIL ?		SPT_MLR SPI_MLB	SPI_45S SPI SPI_45S SPI	SPI_ALT_MISO		
PCH Single Net Co	ngtraints		SPT MLB	SPI_45S SPI	SPI_MISO_R		
		MUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NE	SPT_MLR SPT_MLB	SPI_45S SPI SPI_45S SPI	SPI_SMC_MISO 36 45		
PCH_45S * =45_OHN		45_OHM_SE =STANDARD =STAND	RD SPI_MLB	SPI_45S         SPI           SPI_45S         SPI	SPI_ALT_MOSI		
		7P4_OHM_SE	SPI_MLB	SPI_45S         SPI           SPI_45S         SPI	SPI_MOSI_R 14 45 SPI_MLB_MOSI 45		
		1	SPI_MLB SPI_MLB	SPT_45S SPT	SPI_SMC_MOSI 36 45		
	LINE SPACING WEIGHT 305 MM ?		SPI_MLB_I02 SPI_MLB_I02	SPI_45S         SPI           SPI_45S         SPI	SPI_IO<2>		
	381 MM ?		SPT_MLB_TO3 SPT_MLB_TO3	SPI_45S         SPI           SPI_45S         SPI	SPI_IO<3>   14 45     SPIROM HOLD L   45		
	457 MM ?		SPI_MLB_IO3_	SPI_45S SPI	SPIROM_USE_MLB 15 45 68		
PCH_20MIL * 0.5	508 MM ?						
					DOU CIK32K DWCV1		
			PCH_RTCX PCH_SRTCRST	PCH_45S PCH_15M	T. PCH_CLK32K_RTCX1 12 17 T. PCH_SRTCRST_L 12		
			PCH_RTCX PCH_SRTCRST PCH_RTCRST	PCH_45S PCH_15M PCH_45S PCH_15M	T. PCH_SRTCRST_L 12 T. RTC_RESET_L 12		
			PCH_SRTCRST PCH_RTCRST PCH_THRMTRIP	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M	T. PCH_SRTCRST_L 12		
			PCH_SRTCRST PCH_RTCRST	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M	T. PCH_SRTCRST_L		
			PCH_SRTCRST PCH_RTCRST PCH_THRMTRIP PCH_THRMTRIP	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M	T. PCH_SRTCRST_L 12 T. RTC_RESET_L 12 T. PM_THRMTRIP_L 15 37 T. PM_THRMTRIP_R_L 37		
			PCH_SRTCRST  PCH_RTCRST  PCH_THRMTRIP  PCH_THRMTRIP  PCH_THRMTRIP	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M PCH_45S PCH_15M	T. PCH_SRTCRST_L		
			PCH_SRTCRST PCH_RTCRST PCH_THRMTRIP PCH_THRMTRIP	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_18M	T. PCH_SRTCRST L		
			PCH_SRTCRST DCH_RTCRST DCH_RTCRST DCH_THRMTRIP DCH_THRMTRIP DCH_THRMTRIP	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M	T. PCH_SRTCRST_L		
			PCH_SRTCRST PCH_RTCRST PCH_THRMTRIP PCH_THRMTRIP PCH_THRMTRIP	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M	T. PCH_SRTCRST L 12 T. RTC RESET L 12 T. PM THRMTRIP L 15 37 T. PM THRMTRIP L 37 T. PCH_INTRUDER L 12 T. PCH_INTRUDER L 12 T. PCH_SWYRMEN 12 T. PCH_OSWYRMEN 13 T. PM RSMRST L 13 61 T. PM SYSRST L 13 64 T. XDP_DBRESET L 16 17		
			PCH_SRTCRST DCH_RTCRST DCH_RTCRST DCH_THRMTRIP DCH_THRMTRIP DCH_THRMTRIP	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M	T. PCH_SRTCRST L 12 T. RTC_RESET L 12 T. PM_THRMTRIP L 15 37 T. PM_THRMTRIP R L 37 T. PCH_INTRUDER L 12 T. PCH_INTVRMEN 12 T. PCH_DSWVRMEN 13 T. PCH_DSWVRMEN 13 T. PM_RSMRST L 13 61 T. PM_SYSRST L 13 61 T. YDP_DBRESET L 16 17 T. PM_PCH_SYS_PWROK 13 16 17 36 T. YDP_SYS_PWROK 14 16 17 36		
			PCH_SRTCRST PCH_RTCRST PCH_THRMTRIP PCH_THRMTRIP PCH_THRMTRIP	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M	T. PCH_SRTCRST L 12 T. RTC_RESET L 12 T. PM_THRMTRIP L 15 37 T. PM_THRMTRIP L 37 T. PM_THRMTRIP R L 37 T. PCH_INTRUDER L 12 T. PCH_INTVRMEN 12 T. PCH_DSWVRMEN 13 T. PCH_DSWVRMEN 13 T. PM_SYSRST L 13 17 36 68 T. XDP_DBRESET L 16 17 T. PM_PCH_SYS_PWROK 13 16 17 36 T. XDP_SYS_PWROK 16 T. XDP_SYS_PWROK 16 T. SYS_PWROK 17 T. PM_PCH_PWROK 1		
			PCH_SRTCRST  PCH_RTCRST  PCH_THRMTRIP  PCH_THRMTRIP  PCH_THRMTRIP  D  D  D	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M	T. PCH_SRTCRST_L		
			PCH_SRTCRST DCH_RTCRST DCH_RTCRST DCH_THRMTRIP DCH_THRMTRIP DCH_THRMTRIP DCH_THRMTRIP DCH_THRMTRIP	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M	T. PCH_SRTCRST_L		
			PCH_SRTCRST PCH_RTCRST PCH_THRMTRIP PCH_THRMTRIP PCH_THRMTRIP  D D D D D D D D D D D D D D D D D D	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M	T. PCH_SRTCRST L T. RTC RESET L  T. PM THRMTRIP L T. PM THRMTRIP L T. PM THRMTRIP L T. PCH_INTRUDER L T. PCH_INTVINEN T. PCH_DSWVRMEN T. PCH_DSWVRMEN T. PCH_DSWVRMEN T. PM SYSRST L T. MP SYSRST L T. MP PCH_SYS_PWROK T. SYS_PWROK T. SYS_PWR		
			PCH_SRTCRST D PCH_RTCRST D PCH_THRMTRIP D PCH_THRMTRIP D PCH_THRMTRIP D PCH_THRMTRIP D PCH_THRMTRIP D PCH_THRMTRIP	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M	T. PCH_SRTCRST L T. RTC_RESET L T. RTC_RESET L T. PM_THRMTRIP L T. PM_THRMTRIP L T. PM_THRMTRIP R T. PCH_INTRUDER L T. PCH_INTVRMEN T. PCH_DSWVRMEN T. PCH_DSWVRMEN T. PM_RSMRST_L T. PM_SVSRST L T. PM_SVSRST L T. L T. PM_SVSRST L T. SYS_PWROK T. PM_PCH_PWROK T. PM_SO_PGOOD T. SMC_DELAYED_PWROD T. SMC_DELAYED_TL T. PM_PWROD T. SMC_DELAYED_TL T. TMC_TRAYEN T. TMC_TRAYEN T. TMC_TRAYEN T. TMC_TRAYEN T. TMC_TRAYEN T. TMC_TRA		
			PCH_SRTCRST PCH_RTCRST PCH_THRMTRIP PCH_THRMTRIP PCH_THRMTRIP  D D D D D D D D D D D D D D D D D D	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M	T. PCH_SRTCRST L T. RTC_RESET L T. RTC_RESET L T. PM_THRMTRIP L T. PM_THRMTRIP L T. PM_THRMTRIP L T. PCH_INTRUDER_L T. PCH_INTVRMEN T. PCH_DSWVRMEN T. PCH_DSWVRMEN T. PM_SWSRST L T. PM_SYSRST L T. XDP_DBRESET L T. XDP_DBRESET L T. XDP_SYS_PWROK T. SYS_PWROK T. SYS_PWROT T. SWC_DELAYED_PWROD T. SWC_DELAYED_PWROD T. SWC_DELAYED_PWROD T. SWC_DELAYED_PWROD T. SWC_DELAYED_PWROD T. SWC_DELAYED_PWROT T.	SYNC MASTER=J44 PAGE TITLE	
			PCH_SRTCRST D PCH_RTCRST D PCH_THRMTRIP	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M	T. PCH_SRTCRST L T. RTC_RESET L T. RTC_RESET L T. PM_THRMTRIP L T. PM_THRMTRIP L T. PM_THRMTRIP R T. PCH_INTVUMEN T. PCH_DSWVRMEN T. PCH_DSWVRMEN T. PCH_DSWVRMEN T. PM_SYSRST L T. XDP_DBRESET L T. XDP_DBRESET L T. XDP_SYS_PWROK T. XDP_SYS_PWROK T. YDP_SYS_PWROK T. YDP_SYS_PWROK T. SYS_PWROK T. SYS_PWROK T. SYS_PWROK T. PM_PCH_PWROK T. PM_DCH_PWROK T. PM_DCH_PWROT T. SWC_DELAYED_PWRGD T. SWC_DELAYED_PWRGD T. SWC_DELAYED_PWRGD T. PM_DSW_PWRGD T. PM_PWRBTN_L T. YDP_CPU_PWRBTN_L T. YDP_CIE_WAKE L T. AP_PCIE_WAKE L T. AP_PCIE_WAKE L T. AP_PCIE_WAKE L T. CAM_PCIE_WAKE L T. CAM_PCIE_WAKE L	PAGE TITLE	SYNC DATE=08/12/2/ [ Constraints
			PCH_SRTCRST D PCH_RTCRST D PCH_THRMTRIP D PCH_THRMTRIP D PCH_THRMTRIP D PCH_THRMTRIP D PCH_CLK24M_X	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M	T. PCH_SRTCRST L T. RTC_RESET_L  T. PM_THRMTRIP_L  T. PM_THRMTRIP_R  T. PCH_INTRUDER_L  T. PCH_INTVRMEN  T. PCH_DSWVRMEN  T. PCH_DSWVRMEN  T. PM_SYSRST_L  T. MP_SYSRST_L  T. XDP_DBRESET_L  T. XDP_DBRESET_L  T. XDP_SYS_PWROK  T. YDM_SYS_PWROK  T. PM_PCH_SYS_PWROK  T. SYS_PWROK  T. PM_PCH_PWROK  T. PM_PCH_PWROK  T. PM_DCH_PWROK  T. PM_DCH_PWROK  T. PM_DCH_PWROD  T. SMC_DELAYED_PWRGD  T. SMC_DELAYED_PWRGD  T. SMC_DELAYED_PWRGD  T. PM_DSW_PWRGD  T. PM_DSW_PWRGD  T. PM_DSW_PWRGD  T. PM_PWRBTN_L  T. YDP_CTE_WAKE_L  T. AP_PCIE_WAKE_L  T. AP_PCIE_WAKE_L  T. TBT_CIO_PLUG_EVENT_L  T. PCH_CLK24M_XTALIN  T. TET_CIO_PLUG_EVENT_L  T. PCH_CLK24M_XTALIN  T. PCH_CLK24M_	PCH	Constraints
			PCH_SRTCRST D_PCH_RTCRST D_PCH_THRMTRIP D_PCH_THRMT	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M PCH_45S PCH_20M AL PCH_45S PCH_20M	T. PCH_SRTCRST L T. RTC_RESET L T. RTC_RESET L T. PM_THRMTRIP L T. PM_THRMTRIP L T. PM_THRMTRIP R T. PCH_INTRUDER L T. PCH_INTVRMEN T. PCH_DSWVRMEN T. PCH_DSWVRMEN T. PCH_DSWVRMEN T. PCH_DSWST L T. PM_SYSRST L T. XDP_DBRESET L T. XDP_DBRESET L T. XDP_SYS_PWROK T. XDP_SYS_PWROK T. YDP_SYS_PWROK T. YDP_SYS_PWROK T. YDP_SYS_PWROK T. PM_PCH_PWROK T. PM_PCH_PWROK T. PM_PCH_PWROK T. PM_DSU_PWROT T. PM_DSU_PWROT T. PM_DSU_PWROT T. PM_DSU_PWROT T. PM_DSU_PWROT T. PM_DSU_PWROT T. YDP_USW_PWROT T. YDP_US	PCH  App	Constraints  Dle Inc.    Constraints
			PCH_SRTCRST D PCH_RTCRST D PCH_THRMTRIP D PCH_THRMTRIP D PCH_THRMTRIP D PCH_CLK24M_XI D PCH_CLK24M_XI D PCH_CLK24M_XI D PCH_CLK24M_XI	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M PCH_45S PCH_20M AL PCH_45S PCH_20M	T. PCH_SRTCRST L T. RTC_RESET_L  T. RTC_RESET_L  T. PM_THRMTRIP_L  T. PM_THRMTRIP_R  T. PCH_INTRUDER_L  T. PCH_INTVRMEN  T. PCH_DSWVRMEN  T. PCH_DSWVRMEN  T. PM_SWRST_L  T. XDP_DBRESET_L  T. XDP_DBRESET_L  T. XDP_DBRESET_L  T. XDP_SYS_PWROK  T. YDP_SYS_PWROK  T. YDP_SYS_PWROK  T. PM_PCH_PWROK  T. PM_PCH_PWROK  T. PM_DCH_PWROK  T. PM_DCH_PWROK  T. PM_DCH_PWROD  T. SWC_DELAYED_PWRGD  T. SWC_DELAYED_PWRGD  T. PM_DSW_PWRGD  T. PM_DSW_PWRGD  T. PM_PWRBTN_L  T. XDP_CPU_PWRBTN_L  T. YDP_CTE_WAKE_L  T. AP_PCIE_WAKE_L  T. AP_PCIE_WAKE_L  T. TBT_CIO_PLUG_EVENT_L  T. PCH_CLK24M_XTALOUT_R  T. PCH_CLK2	PCH  App  NOTICE OF PROPRIE	Constraints  Dle Inc.  STARY PROPERTY:
			PCH_SRTCRST D PCH_RTCRST D PCH_THRMTRIP D PCH_THRMTRIP D PCH_THRMTRIP D PCH_CLK24M_X1	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M PCH_45S PCH_20M AL PCH_45S PCH_20M AL PCH_45S PCH_20M E PCH_27P4S PCH_22M	T. PCH_SRTCRST L T. RTC_RESET L  T. RTC_RESET L  T. PM_THRMTRIP L  T. PM_THRMTRIP L  T. PM_THRMTRIP R  T. PCH_INTRUDER_L  T. PCH_INTRUDER_L  T. PCH_DSWVRMEN  T. PCH_DSWVRMEN  T. PM_SWSST L  T. YDP_SYS_T  T. XDP_DBRESET L  T. XDP_DBRESET L  T. XDP_SYS_PWROK  T. YDP_SYS_PWROK  T. YDP_SYS_PWROK  T. SYS_PWROK  T. SYS_PWROK  T. SYS_PWROK  T. PM_SO_PGODD  T. SMC_DELAYED_PWRGD  T. SMC_DELAYED_PWRGD  T. YDP_SO_PGODD  T. SMC_DELAYED_PWRGD  T. SMC_DELAYED_PWRGD  T. TDP_GEL_WAKE L  T. TDT_CIO_PLUG_EVENT_L  T. PCH_CLK24M_XTALIN  T. PCH_CLK24M_XTALOUT_R  T. PCH_CLK24M_XTALOUT_R  T. PCH_PCLE_RCOMP  T. PCH_PCLE_RCOMP  T. PCH_PCLE_RCOMP  T. PCH_PCLE_RCOMP	PCH  App	CONSTRAINTS  DIE Inc.  CTARY PROPERTY:  DIESEN IS THE  CE FOLLOWING:  CE CONSTRAINTS NUMBER  SCH_NUM>  CE CSCH_NUM>  REVISION  CE 4 LABEL>  SERANCH  CE PAGE  CE PAGE
			PCH_SRTCRST PCH_RTCRST PCH_THRMTRIP PCH_THRMTRIP PCH_THRMTRID  PCH_CLK24M_XI PCH_CLK24M_XI PCH_CLK24M_XI PCH_CLK24M_XI PCH_CLK24M_XI PCH_CLK24M_XI	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M PCH_45S PCH_20M AL PCH_45S PCH_20M AL PCH_45S PCH_20M E PCH_27P4S PCH_22M	T. PCH_SRTCRST L T. RTC_RESET L T. RTC_RESET L T. PM_THRMTRIP L T. PM_THRMTRIP L T. PM_THRMTRIP R T. PCH_INTRUDER_L T. PCH_INTRUDER_L T. PCH_INTRUDER_L T. PCH_SWRMEN T. PCH_SWRMEN T. PM_SWRST L T. PM_SYSRST L T. XDP_DBRESET L T. XDP_DBRESET L T. XDP_SYS_PWROK T. SYS_PWROK T. PM_SO_PGOOD T. SMC_DELAYED_PWROD T. SMC_DELAYED_TO T. TMC_DELAYED_TO T. TMC_DELAYED_TO T.	PAGE TITLE  PCH  App  NOTICE OF PROPRIE  THE INFORMATION CONTAINED PROPRIETARY PROPERTY OF A THE POSSESOR AGREES TO TH I TO MAINTAIN THIS DOCU II NOT TO REPRODUCE OR CC.	CONSTRAINTS  DRAWING NUMBER  STARY PROPERTY: OHEREIN IS THE HEF FOLLOWING: HEF FOLLOWING: HEF TO HER
8	7	6	PCH_SRTCRST D PCH_RTCRST D PCH_THRMTRIP D PCH_THRMTRIP D PCH_THRMTRIP D PCH_CLK24M_X1	PCH_45S PCH_15M PCH_45S PCH_15M PCH_45S PCH_18M PCH_45S PCH_18M PCH_45S PCH_15M PCH_45S PCH_20M AL PCH_45S PCH_20M AL PCH_45S PCH_20M E PCH_27P4S PCH_22M	T. PCH_SRTCRST L T. RTC_RESET L  T. RTC_RESET L  T. PM_THRMTRIP L  T. PM_THRMTRIP L  T. PM_THRMTRIP R  T. PCH_INTRUDER_L  T. PCH_INTRUDER_L  T. PCH_DSWVRMEN  T. PCH_DSWVRMEN  T. PM_SWSST L  T. YDP_SYS_T  T. XDP_DBRESET L  T. XDP_DBRESET L  T. XDP_SYS_PWROK  T. YDP_SYS_PWROK  T. YDP_SYS_PWROK  T. SYS_PWROK  T. SYS_PWROK  T. SYS_PWROK  T. PM_SO_PGODD  T. SMC_DELAYED_PWRGD  T. SMC_DELAYED_PWRGD  T. YDP_SO_PGODD  T. SMC_DELAYED_PWRGD  T. SMC_DELAYED_PWRGD  T. TDP_GEL_WAKE L  T. TDT_CIO_PLUG_EVENT_L  T. PCH_CLK24M_XTALIN  T. PCH_CLK24M_XTALOUT_R  T. PCH_CLK24M_XTALOUT_R  T. PCH_PCLE_RCOMP  T. PCH_PCLE_RCOMP  T. PCH_PCLE_RCOMP  T. PCH_PCLE_RCOMP	PAGE TITLE  PCH  App  NOTICE OF PROPRIE  THE INFORMATION CONTAINED  THE POSESSOR AGREES TO TH  I TO MAINTAIN THIS DOCU  II NOT TO REPRODUCE OR CO	Dle Inc.  SCH_NUM> D REVISION <e4label>  CHEREIN IS THE CAPPLE INC: CHEREIN IS OF 120  BERNICH  CHEREIN IN CONFIDENCE  DEFACE  113 OF 120</e4label>

Nemocy   Section   Secti					sefix.com	www.io				
Marchan   1987   1988	1	2	3		4	5	6		7	8
Minute   1   1   1   1   1   1   1   1   1	•		•	Properties	Memory Net			•	raints	Memory Bus Const
March			$\neg$	<u>-</u>			DIFFPAIR PRIMARY GAP DIFFPAIR NECK GAP	IMUM NECK WIDTH MAXIMUM NECK LENG		
Description   Company			MEM A CLE DOOS	<del></del>	•		=STANDARD =STANDARD	=40_OHM_SE =40_OHM_SE	= 40_OHM_SE =	MEM_40S * =40_OHM_S
March			MEM_A_CLK_N<0> 7 20 22	MEM_72D MEM_CLK	MEM_A_CLK					
				_   _			and profession on the			
Description   Company			MEM_A_CS_L<0> 7 20 22	MEM_40S MEM_CTL	MEM_A_CTL					
Specific Rule Soft			MEM_A_ODT<0> 20 22	MEM_40S MEM_CTI.	MEM_A_ODTO		=85_OHM_DIFF =85_OHM_DIFF			
Memory Bus Spacing Group Assignments   Memory to Row Spacing Group Ass					MEM_A_CMD			·	g	Spacing Rule Set
Mathematical Control   C			MEM_A_RAS_L 7 20 22 66	MEM_40S MEM_CMD	MEM_A_CMD		E-TO-LINE SPACING WEIGHT	SPACING RULE SET LAYER L		
Machine   10   10   10   10   10   10   10   1			MEM_A_WE_L 7 20 22 66		MEM_A_CMD		200,0000,000,000		***********	
Restrict   Company   Com					MEM_A_DQBYTE1		x_DIELECTRIC ?	MEM_DQS2OWNDATA TOP,BOTTOM	LECTRIC ?	MEM_DQS2OWNDATA * =2x_DIE
Machine   Company   Comp					MEM_A_DQBYTE2		man particular particular			
Management			E_4 MEM_A_DQ<3932> 7 20 67 68	MEM_45S MEM_A_DOBYTE_4	MEM_A_DOBYTE4		And production to		************	
The content of the			E_6 MEM_A_DQ<5548> 7 67 68	MEM_45S MEM_A_DQBYTE_6	MEM_A_DQBYTE6		**************************************		****************	
			MEM_A_DQS_P<0> 7 67	MEM_80D MEM_A_DQS_0	MEM_A_DQS0		AND CONTRACTOR OF THE PARTY OF			
Windle							x_DIELECTRIC ?	MEM_2PWR TOP,BOTTOM	LECTRIC ?	MEM_2PWR * =2x_DIE
The content of the			MEM_A_DQS_N<1> 7 67	MEM_80D MEM_A_DOS_1	MEM_A_DQS1					
Exception   Programmer   Prog			MEM_A_DOS_N<2> 7 67	MEM_80D MEM_A_DQS_2	MEM_A_DQS2			_		
Responsible			MEM A DQS N<3> 7 67	MEM_80D MEM_A_DQS_3	MEM_A_DQS3		***************************************			
Column   No. 100   Management   Market   Management							And production of the Contract			
Column   Sussements					MEM_A_DQS5				5 MM ?	MEM_12MIL * 0.30
Married Control   Married Co			MEM_A_DQS_P<6> 7 20 67	MEM_80D MEM_A_DOS_6	MEM_A_DOS6				G 7	Mamaaaa Baar Gaari
The content of the			MEM_A_DOS_P<7> 7 67	MEM_80D MEM_A_DQS_7	MEM_A_DQS7			ssignments	ng Group A	Memory Bus Spaci
Max   1,500   1   1   1   1   1   1   1   1   1							nas, paries, primate, ma		NAME AND ADDRESS OF THE PARTY O	
Windows   Wind			MEM_B_CLK_N<0> 7 21 22		MEM_B_CLK		The party of the last		***************************************	
Weight			MEM_B_CKE<0> 7 21 22	MEM_40S MEM_CTL	MEM_B_CTL		***************************************		****	
String   S			MEM_B_CS_L<0> 7 21 22	MEM_40S MEM_CTL	MEM_B_CTL		total, particular,		-	
Marriad			MEM_B_ODT<0> 21 22	MEM_40S MEM_CTI.	MEM_B_ODTO		PE_4 * MEM_DQS2OWNDATA	MEM_A_DQS_4 MEM_A_DQE	* MEM_2OTHER	MEM_CLK *
REAL_PROPERTY   CADABI					MEM_B_CMD		PE_5 * MEM_DQS2OWNDATA	MEM_A_DQS_5 MEM_A_DQE	100, pales pales (pales pales pa	
Big   100					MEM_B_CMD		han particular and the			
Rest					MEM_B_CMD		***************************************		* MEM_DATA2SELF	MEM_*_DQBYTE_* =SAME
Bactories   Margines			E_0 MEM_B_DQ<70> 7 67 68	MEM_45S MEM_B_DQBYTE_0	MEM_B_DQBYTE0		has particular the same of the			
Ball   Column   Section			E_2 MEM_B_DQ<2316> 7 67 68	MEM 45S MEM B DOBYTE 2	MEM_B_DQBYTE2		PE_2 * MEM_DQS2OWNDATA	MEM_B_DQS_2 MEM_B_DQE	_TYPE SPACING_RULE_SET	NET_SPACING_TYPE1 NET_SPACING_TYPE2 AREA
### (### (### (### (### (### (### (###			E_4 MEM_B_DO<3932> 7 21 67 68	MEM_45S MEM_B_DOBYTE_4	MEM_B_DOBYTE4		ner, recognition (no	MEM_B_DQS_3 MEM_B_DQE	* MEM_CMD2CMD	MEM_CMD MEM_CMD
B   No.   Col.   N					MEM_B_DQBYTE5		AND			
B			E_7 MEM_B_DO<6356> 7 67 68		MEM_B_DQBYTE7		to a particular property for		has promote the	
MARL COM			MEM_B_DQS_N<0> 7 67	MEM_B_DOS_0	MEM_B_DQS0		test, participations, con-		****	
MM_CPT			MEM_B_DOS_N<1> 7 67	MEM_80D MEM_B_DOS_1	MEM_B_DQS1				_MEM MEM_CMD2CMD_BM	MEM_CMD MEM_CMD BGA
Haswell ULT Memory Down DDR3L 1x8 Length Matching    Haswell ULT Memory Down DDR3L 1x8 Length Matching			MEM B DOS N<2> 7 67						_MEM MEM_CMD2CTL_BM	MEM_CMD MEM_CTL BGA
Haswell ULT Memory Down DDR3L 1x8 Length Matching    Matching									_MEM MEM_CTL2CTL_BM	MEM_CTL MEM_CTL BGA
Haswell ULT Memory   Down DDR3L 1x8 Length Matching			MEM_B_DQS_P<4> 7 67	MEM_80D MEM_B_DQS_4	MEM_B_DQS4					
DR3 Signal Group  Unit Min Length  Max Len			MEM B DQS P<5> 7 67	MEM_80D MEM_B_DQS_5	MEM_B_DQS5		ch Matching	DR3L 1x8 Leng	ory Down DI	Haswell ULT Memo
CTLMAX - CTLMIN   mils   0			MEM B DOS P<6> 7 21 67	MEM_80D MEM_B_DQS_6	MEM_B_DQS6			Max Length	Jnit Min Length	DDR3 Signal Group
CTL to CLK CMI to CMD CMD to CMD CMD to CMC CMD to CLK CMD to CMD CMD to CLK CMD to CLK CMD mils CLK - 500 CMD to CLK CMD mils CMD			MEM_B_DQS_P<7> 7 67	MEM_80D MEM_B_DQS_7				100	nils 0	
CMD to CLK   mils   CLK - 500   CLK + 50			MEM_B_DOS_N<7> 7 67	MEM_80D MEM_B_DQS_7	MEM_B_DQS7					
COS - DOMEX   DEF DATE   DEFAULT		1 55 65						CLK + 500	nils CLK - 500	CMD to CLK
DOS to CLK (Rule 1) mils CLK - 6500 CLK + 500 5500 Story mils 0 55			PP0V675_S0_DDRVTT 22 55 65 68	MEM_PWR				150	nils -100	(DQS - DQmax) per byte
A Memory to Power Spacing    MEM_12MIT.			FPVITDDR_S3	MEM_PWR				CLK + 500	nils CLK - 6500	DQS to CLK (Rule 1)
A Memory to Power Spacing    Mem_12mii.		19								
Memory to Power Spacing    Memory to Power Spacing   Mem_12MIL   CPU_DIMM_VREFCA A_ ISOL   19		19	CPU_DIMMB_VREFDQ 7 19	MEM_12MTI				•	•	1
NET_SPACING_TYPEI NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET  MEM_12MIL CPU DIMM VREFCA B ISOL 19  MEM_12MIL PPOV675_S3 MEM_VREFDO A 19 20 65  MEM_12MIL PPOV675_S3 MEM_VREFDO B 19 21 65  MEM_12MIL PPOV675_S3 MEM_VREFCA B 19 20 65  MEM_12MIL PROVED RESET OF THE PROPERTY:  THE INFORMATION CONTAINING CONTAINING CONTAINING CONTAINING IN THE INFORMATION CONTAINING CONTAINING IN THE INFORMATION CONTAINING IN THE INFORMAT		19	CPU_DIMM_VREFCA 7 19						Spacing	Memory to Power
MEM_PWR MEM_* * MEM_2PWR  MEM_12MIL PP0V675_S3_MEM_VREFDO_A 19 20 65  MEM_12MIL PP0V675_S3_MEM_VREFCA_B 19 20 65  MOTICE OF PROPRIETARY PROPRETY:  MEM_12MIL PP0V675_S3_MEM_VREFCA_B 19 20 65  MOTICE OF PROPRIETARY PROPRETY:  MEM_12MIL PP0V675_	SYNC DATE=01/03/20	PAGE TITLE							***************************************	
MEM_12MIL PP0V675 S3 MEM_VREFDQ A 19 20 65 MEM_12MIL PP0V675 S3 MEM_VREFDQ B 19 21 65 MEM_12MIL PP0V675 S3 MEM_VREFCA A 19 20 65 MEM_12MIL PP0V675 S3 MEM_VREFCA A 19 20 65 MEM_12MIL PP0V675 S3 MEM_VREFCA B 19 21 65  NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLIE INC.  NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLIE INC.  I TO MAINTAIN THIS DOCUMENT IN CONTIDENCE I TO MAINTAIN THIS DOCUMENT IN CONT	DRAWING NUMBER ST			_					\$44,000,000,000,000,000	
Memory to GND Spacing    Mem_12MIL   PP0V675 S3   MEM_VREFCA A   19 20 65	Apple Inc. SCH_NUM>	20 65 21 65 Appl							* DEFAULT	MEM_PWR *
Memory to GND Spacing  THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY:  HE POSTAGE TO CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF THE PLANT OF APPLIED HERE THE POSTAGE TO THE POSTAGE	<e4label></e4label>	20 65	PP0V675 S3 MEM VREFCA A 19 20 65	MEM_12MIL						
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II OF AFFENDALING TYPE AREA_TYPE SPACING_FOLE_SET  II TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II OF AFFENDALING TYPE AREA_TYPE SPACING_FOLE_SET		NOTICE OF PROPRIET.	19 21 65	Ping_1ZRIII					oacing	Memory to GND Sp
TT NOT TO PROPODITION OF CODY IT	Y OF APPLE INC. TO THE FOLLOWING: DOCUMENT IN CONFIDENCE PAGE 114 OF 120	I TO MAINTAIN THIS DOCUME							EA_TYPE SPACING_RULE_SET	NET_SPACING_TYPE1 NET_SPACING_TYPE2 AR
GND MEM_* * MEM_2GND  III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PAR  IV ALL RIGHTS RESERVED	PUBLISH IT IN WHOLE OR PART SHEET	III NOT TO REVEAL OR PUBLIS		•					* MEM_2GND	GND MEM_*
	1		2	I		F	6	I	7	•
8 7 6 5 4 3 2		<u> </u>	3		<u>        4                            </u>	ິວ	U		/	0

					.rosefix.com						
	8	7	6	5	4			3	2	1	
	Thunderbolt, DP.	HDMI Constraints			Thunderbolt	., DP, H	IDMI Net	Properties			1
					ELECTRICAL CONST SET	NET PHYSICAL	TYPE	<u> </u>			
	Thunderbolt SPI	Signal Constraints			TRT_A_R2D TBT_A_R2D	TBTDP_85D	TRTDP_TX TRTDP_TX	TBT A R2D C P<10> 23 26 TBT A R2D C N<10> 23 26	68		
		ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAX		Mary and particular a	TBT_A_R2D TBT_A_R2D	TBTDP_85D	TBTDP_TX TBTDP_TX	TBT A R2D P<10> 26 68 TBT A R2D N<10> 26 68			
	TBT_SPI_45S * =45_C	DHM_SE =45_OHM_SE =45_OHM_SE	=45_OHM_SE	RD	DP_A_LSX_ML	DP_85D	DISPLAYPORT	DP_TBTPA_ML_C_P<1> 23 26			
		TO-LINE SPACING WEIGHT			DP_A_T.SX_MI.  DP_A_T.SX_MI.	DP_85D DP_85D	DISPLAYPORT	DP_TBTPA_ML_C_N<1> 23 26  DP_TBTPA_ML_P<1> 26			
D	TBT_SPI * =2x	_DIELECTRIC ?			DP_A_LSX_ML DP_A_LSX_ML	DP_85D DP_85D	DISPLAYPORT	DP_TBTPA_ML_N<1> DP_A_LSX_ML_P<1> 26  DP_A_LSX_ML_P<1> 26			$I^{D}$
	Thunderholt & Di	.splayPort Constraints			DP_A_I.SX_MI.  DP_TRTPA_MI.	DP_85D DP_85D	DISPLAYPORT DISPLAYPORT	DP A LSX ML N<1>       26         DP TBTPA ML C P<3>       23 26         DP TBTPA ML C N<3>       23 26			
		ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAX:		W. CAD	DP_TRTPA_MI.  DP_TRTPA_MI.  DP_TRTPA_MI.  DP_TRTPA_MI.	DP_85D DP_85D DP_85D	DISPLAYPORT DISPLAYPORT	DP_TBTPA_ML_P<3> 26 DP_TBTPA_ML_N<3> 26			
			85_OHM_DIFF =85_OHM_DIFF =85_OHM_D	and on the contraction of the co	TBT_A_D2R_0	TBTDP_85D	TBTDP_RX	TBT A D2R C P<0> 26 68			
	SPACING RULE SET LAYER LINE-	TO-LINE SPACING WEIGHT SPACING RULE SET	LAYER LINE-TO-LINE SPACING WEIGHT			TRTDP_85D TRTDP_85D	TRTDP_RX TRTDP_RX	TBT A D2R C N<0> 26 68 TBT A D2R P<0> 23 26	68		
			P,BOTTOM =4x_DIELECTRIC ?			TBTDP_85D TBTDP_85D	TBTDP_RX	TBT A D2R N<0> 23 26 TBT A D2R C P<1> 26 68	68		'
		***************************************	P,BOTTOM =10X_DIELECTRIC ?		TBT_A_D2R_1  TBT_A_D2R_1	TBTDP_85D TBTDP_85D	TBTDP_RX TBTDP_RX	TBT_A_D2R_C_N<1> 26 68 TBT_A_D2R_P<1> 23 26	68		<u> </u>
	TBTDP_2OTHER * =4X	_DIELECTRIC ? TBTDP_2OTHER TO	P,BOTTOM =6X_DIELECTRIC ?		TRT_A_D2R_1 TRT_A_D2R_1	TBTDP_85D	TRTDP_RX TRTDP_RX	TBT A D2R N<1> 23 26  TBT A D2R1 AUXDDC P 26	68		1
		AREA_TYPE SPACING_RULE_SET				TBTDP_85D	TBTDP_RX	TBT_A_D2R1_AUXDDC_N         26           DP_TBTPA_AUXCH_C_P         23 26			
	TBTDP_* *  TBTDP_* =SAME	* TBTDP_2OTHER  * TBTDP_2SAME			DP_TBTPA_AUXCH DP_TBTPA_AUXCH	DP_85D DP_85D		DP TBTPA AUXCH C N         23 26           DP TBTPA AUXCH P         26			1
	TBTDP_TX *_RX	* TBTDP_TXRX			DP_TBTPA_AUXCH	DP_85D		DP_TBTPA_AUXCH_N 26	Notes.		
	TBTDP_RX *_TX	* TBTDP_TXRX							Notes: AUX and DDC was removed fr		
_	DisplayPort & HD	OMI Constraints							TBTDP_RX/TX because it's r to save routing space.	oc migh speed, and	
C	PHYSICAL_RULE_SET LAYER ALLOW ON LA	ROUTE MINIMUM LINE WIDTH MINIMUM NECK WIDTH MAX	IMUM NECK LENGTH DIFFPAIR PRIMARY GAP DIFFPAIR NEC	K GAP	TBT_B_R2D TBT_B_R2D	TBTDP_85D	TRTDP_TX TRTDP_TX	TBT B R2D C P<10> 23 27 TBT B R2D C N<10> 23 27	68		
			85_OHM_DIFF		TBT_B_R2D  TBT_B_R2D	TBTDP_85D	TBTDP_TX TBTDP_TX	TBT B R2D P<10> 27 68 TBT B R2D N<10> 27 68	68		
				TEF .	DP_B_LSX_ML	DP_85D	DISPLAYPORT	DP_TBTPB_ML_C_P<1> 23 27			
		***************************************	LAYER LINE-TO-LINE SPACING WEIGHT  P, BOTTOM =4x_DIELECTRIC ?		DP_B_LSX_MI.  DP_B_LSX_MI.	DP_85D DP_85D	DISPLAYPORT DISPLAYPORT	DP TBTPB ML C N<1> 23 27 DP TBTPB ML P<1> 27			1 )
		***************************************	P, BOTTOM =6x_DIELECTRIC ?		DP_B_LSX_ML DP_B_LSX_ML	DP_85D DP_85D	DISPLAYPORT DISPLAYPORT	DP TBTPB ML N<1> 27 DP B LSX ML P<1> 27			
		100,000,000,00	P,BOTTOM =10x_DIELECTRIC ?		DP_B_LSX_MI.  DP_TBTPB_ML	DP_85D DP_85D	DISPLAYPORT DISPLAYPORT	DP B LSX ML N<1> 27 DP TBTPB ML C P<3> 23 27			
		***************************************	P,BOTTOM =6x_DIELECTRIC ? P,BOTTOM =4x DIELECTRIC ?		DP_TBTPB_MI.  DP_TBTPB_MI.	DP_85D DP_85D	DISPLAYPORT	DP TBTPB ML C N<3> 23 27	Only used on dual-port hosts.		Н
		_DIELECTRIC ? HDMIDATA_2OTHER TOE	the particular part		DP_TRTPB_MI.  TBT_B_D2R_0	DP_85D TBTDP 85D	DISPLAYPORT TBTDP RX	DP_TBTPB_ML_N<3> 27 TBT_B_D2R_C_P<0> 27 68	only assa on dad pore noses.		1 )
		300,000,000,000	State Activities and		TBT_B_D2R_0  TBT_B_D2R_0	TBTDP_85D	TBTDP_RX TBTDP_RX	TBT B D2R C N<0> 27 68 TBT B D2R P<0> 23 27	68		
	NET_SPACING_TYPE1 NET_SPACING_TYPE2  HDMI DATA *	* HDMIDATA 20THER DISPLAYPORT	NET_SPACING_TYPE2 AREA_TYPE SPACING_RULE_SET  * * DP_2OTHER		TBT_B_D2R_0  TBT_B_D2R_1	TBTDP_85D	TBTDP_RX TBTDP_RX	TBT_B_D2R_N<0> 23 27 TBT_B_D2R_C_P<1> 27 68	68		
	HDMI_DATA =SAME	* HDMIDATA_2SAME DISPLAYPORT	=SAME * DP_2SAME		TRT_B_D2R_1  TBT_B_D2R_1	TBTDP_85D TBTDP_85D		TBT B D2R C N<1> 27 68 TBT B D2R P<1> 23 27	68		
	HDMI_DATA TBTDP_TX	* HDMIDATA_2SAME DISPLAYPORT	HDMI_DATA * DP_2SAME		TBT_B_D2R_1 TBT_B_D2R_1	TBTDP_85D TBTDP_85D	TBTDP_RX TBTDP_RX	TBT_B_D2R_N<1> 23 27 TBT_B_D2R1_AUXDDC_P 27	68		'
l <sub>D</sub>	HDMI_DATA TBTDP_RX HDMI_CLK *	* TBTDP_TXRX DISPLAYPORT  * HDMICLK_20THER DISPLAYPORT	TBTDP_TX		TBT_B_D2R_1	TBTDP_85D	TBTDP_RX	TBT_B_D2R1_AUXDDC_N 27 DP_TBTPB_AUXCH_C_P 23_27			
B	HDMI_CLK HDMI_DATA	* HDMICLK_2DPHDMI			DP_TBTPB_AUXCH  DP_TBTPB_AUXCH  DP_TBTPB_AUXCH	DP_85D DP_85D DP_85D		DP TBTPB AUXCH C N         23 27           DP TBTPB AUXCH P         27			
	HDMI_CLK DISPLAYPORT  HDMI CLK TBTDP TX	* HDMICIK_2DPHDMI  * UDMICIK_2DPHDMI			DP_TBTPB_AUXCH	DP_85D		DP_TBTPB_AUXCH_N 27			
		* HDMICLK_2DPHDMI									
	DisplayPort AUX CH intra-pair ma	ching should be 0.127mm. Inter-pair match atching should be 0.127mm. Max length 330	.2mm.	241.3mm.					_		
	SOURCE: Calpella SFF DG Rev 1.5 MAX LENGTH OF DISPLAYPORT/TMDS	(407364) and Family GPU DG-04202-001-v04. TRACES: 13 INCHES.			DP_TBTSNK0_MI.	DP_85D	DISPLAYPORT	DP TBTSNKO ML C P<30> 5 23			
	ELECTRICAL CONST SET	NET TYPE			DP_TRTSNK0_MI.  DP_TRTSNK0_MI.	DP_85D DP_85D	DISPLAYPORT	DP TBTSNKO ML C N<30> 5 23  DP TBTSNKO ML P<30> 23			
H	PHYSI	CAL SPACING			DP_TBTSNK0_MI.  DP_TBTSNK_AUXCH	DP_85D DP_85D	DISPLAYPORT	DP_TBTSNKO_ML_N<30> DP_TBTSNKO_AUXCH_C_P  13_23			$\vdash$
	DP_85r	DISPLAYPORT DP_TBTSRC_ML_C_N<	30>	ing mhundagh-31 '	DP_TBTSNK_AUXCH  DP_TBTSNK_AUXCH	DP_85D DP_85D		DP TBTSNKO AUXCH C N DP TBTSNKO AUXCH P DP TBTSNKO AUXCH N			
	DP_85r	DISPLAYPORT DP_TBTSRC_AUXCH_C	P Only used on hosts support	ing Thunderboit video-in	DP_TBTSNK_AUXCH  DP_TBTSNK1_ML	DP_85D DP_85D	DISPLAYPORT	DP_TBTSNK0_AUXCH_N 23 DP_TBTSNK1_ML_C_P<30> 23 64			
		PI_45S TBT_SPI TBT_SPI_CLK			DP_TBTSNK1_MI.  DP_TBTSNK1_MI.	DP_85D DP_85D	DISPLAYPORT	DP TBTSNK1 ML C N<30> 23 64 DP TBTSNK1 ML P<30> 23			
	SPI_TRT_MOST TRT_SE	PI_45S TRT_SPI TBT_SPI_MOSI PI_45S TBT_SPI TBT_SPI_MISO	23		DP_TRTSNK1_MI.  DP_TRTSNK_AUXCH	DP_85D DP_85D	DISPLAYPORT	DP TBTSNK1 ML N<30> 23 DP TBTSNK1 AUXCH C P 23 64			
	SPI_TRT_CS_L TRT_SE	PT_45S TBT_SPT TBT_SPI_CS_L	23		DP_TBTSNK_AUXCH  DP_TBTSNK_AUXCH	DP_85D DP_85D		DP TBTSNK1 AUXCH C N         23 64           DP TBTSNK1 AUXCH P         23			
Α	DP_HDMI_TBT_ML DP_850	DISPLAYPORT DP HDMI TBT ML N<	30> 64 66		DP_TBTSNK_AUXCH	DP_85D		DP_TBTSNK1_AUXCH_N 23	SYNC MASTER=J44	SYNC DATE=08/12/201	A
	DP_HDMI_TRT_AUX				DP_INT_ML	DP 85D	DISPLAYPORT	DP_INT_ML_C_P<30> 5 62	PAGE TITLE	HDMI Constraints	1 ]
					DP_INT_MI.  DP_INT_MI.  DP_INT_MI.	DP_85D DP_85D	DISPLAYPORT	DP INT ML C N<30> 5 62 68 DP INT ML P<30> 62 68		DRAWING NUMBER SIZ	E
	HDMI_CLOCK HDMI_85		63 64 68		DP_INT_ML  DP_INT_AUXCH	DP_85D DP_85D		DP INT ML N<30> 62 68 DP INT AUXCH C P 5 62	Appl	e Inc. SCH_NOFF D	1
	1308   HDMT_DATA	5D HDMI DATA HDMI IG DATA C P	<20> <sub>63 64 68</sub>		DP_INT_AUXCH DP_INT_AUXCH	DP_85D DP_85D		DP INT AUXCH C N         5 62           DP INT AUX P         62 68	NOTICE OF PROPRIET	ARY PROPERTY: BRANCH	1
	1310		_		DP_INT_AUXCH	DP_85D		DP_INT_AUX_N 62 68	THE INFORMATION CONTAINED H PROPRIETARY PROPERTY OF APP THE POSESSOR AGREES TO THE I TO MAINTAIN THIS DOCUMEN	LE INC. FOLLOWING: T IN CONFIDENCE  PAGE 115 OF 120	1
		•				-	<u> </u>		II NOT TO REPRODUCE OR COP- III NOT TO REVEAL OR PUBLISH IV ALL RIGHTS RESERVED	IT	1
'	8	7	6	5	4			3	2	1	_
	<u>~</u>	, , , , , , , , , , , , , , , , , , ,	<u> </u>	<u> </u>						<u> </u>	



SM: Construct of the co					www.ros	511X.100111			
Constraints		8	7	6	5	4	3	2	1
BIC CONSTRAINTS  ADDAS AND A STANDARD TO THE S	D					ELECTRICAL CONST SET PHYSICAL  SMBUS_SMC_2 SMB_45S  SMBUS_SMC_2 SMB_45S  SMBUS_SMC_1 SMB_45S  SMBUS_SMC_1 SMB_45S  SMBUS_SMC_0 SMB_45S  SMBUS_SMC_0 SMB_45S  SMBUS_SMC_0 SMB_45S	SPACING   SMBUS SMC 2 S3 SCL	14 32 36 39 43 68 72 14 32 36 39 43 68 72 36 39 62 68	D
Apple 100.  Apple 100.  Apple 100.  CONSIST of INDERTRAL PROPERTY.  THE APPRINCIPATION OF THE APPLE OF THE AP									
A SMC Constraints  SMC Constraints  Apple Inc.  SOCIED OF PROPERTY MAD PROCESSY:  HE APPROVED AND APPLE AN	С								С
SMC Constraints  Apple Inc.  PRAMING NOMBER  SSCH NUMS D  REVISION  NOTICE OF PROPRIETARY PROPERTY:  THE INFORMATION CONTAINED MEREIN IS THE PROPERTY OF APPLE INC.  PROPRIETARY PROPERTY OF APPLE INC.  SPACE  TO REPRODUCE OR COPY IT  II NOT TO REPRODUCE OR COPY IT  II VALL RIGHTS RESERVED  STEEL TO TO TE	В								В
	A							NOTICE OF PROPRIETA  THE INFORMATION CONTAINED, H PROPRIETARY PROPERTY OF APP THE POSESSOR AGREES TO THE I TO MAINTAIN THIS DOCUMEN II NOT TO REPRODUCE OR COPY III NOT TO REPRAD OR REVEAL OR TO REVEAL	Constraints e Inc.    Constraints
		8	7	6	5	4	3	2	1

