

1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.

REV	ECN	DESCRIPTION OF REVISION	CK APPD / DATE
<REV>	<ECN>	<ECO_DESCRIPTION>	<ECODATE>

J44 MLB-4GB SCHEMATIC

08/20/2013

(.csa)			Date
Page	Contents	Sync	
1	Table of Contents	D2 KEPLER	01/13/2012
2	BOM Configuration	J44	08/20/2013
3	BOM Configuration	J44	01/03/2013
4	PD Parts	J44	08/12/2013
5	CPU GFX/NCTF/RSVD	J44	08/12/2013
6	CPU Misc/JTAG/CFG/RSVD	J44	08/12/2013
7	CPU DDR3/LPDDR3 Interfaces	J44	08/12/2013
8	CPU/PCH POWER	J44	08/12/2013
9	CPU/PCH GROUNDS	J44	08/12/2013
10	CPU Decoupling	J44	08/12/2013
11	PCH Decoupling	J44	08/12/2013
12	PCH Audio/JTAG/SATA/CLK	J44	08/12/2013
13	PCH PM/PCI/GFX	J44	08/12/2013
14	PCH PCIE/USB/LPC/SPI/SMBus	J44	08/12/2013
15	PCH GPIO/MISC/LPIO	J44	08/12/2013
16	CPU/PCH Merged XDP	J44	08/12/2013
17	Chipset Support	J44	08/12/2013
18	Project Chipset Support	J44	08/12/2013
19	DDR3 VREF MARGINING	J44	08/12/2013
20	DDR3 SDRAM Bank A (Rank 0)	MASTER	MASTER
21	DDR3 SDRAM BANK B (RANK 0)	MASTER	MASTER
22	DDR3 Termination	J44 YONAS-4GB	04/02/2013
23	Thunderbolt Host (1 of 2)	J44	08/12/2013
24	Thunderbolt Host (2 of 2)	J44	08/12/2013
25	Thunderbolt Mobile Support	J44	08/12/2013
26	Thunderbolt Connector A	J44	08/12/2013
27	Thunderbolt Connector B	J44	08/12/2013
28	DDC Crossbar	J44	08/12/2013
29	WIRELESS SUPPORT	J44	08/12/2013
30	SSD Connector	J44	08/12/2013
31	Camera 1 of 2	J44	08/12/2013
32	Camera 2 of 2	J44	08/12/2013
33	External A USB3 Connector	J44	08/12/2013
34	KEYBOARD/TRACKPAD (1 OF 2)	J44	08/12/2013
35	KEYBOARD/TRACKPAD (2 OF 2)	J44	08/12/2013
36	SMC	J44	08/12/2013
37	SMC Shared Support	J44	08/12/2013
38	SMC Project Support	J44	08/12/2013
39	SMBus Connections	J44	08/12/2013
40	Power Sensors: High Side	J44	08/12/2013
41	Power Sensors: Load Side	J44	08/12/2013
42	Power Sensors: Extended	J44	08/12/2013
43	Thermal Sensors	J44	08/12/2013
44	Fan	J44	08/12/2013
45	LPC+SPI Debug Connector	J44	08/12/2013


(.csa)			Date
Page	Contents	Sync	
46	AUDIO:CODEC, ANALOG	J44	08/12/2013
47	AUDIO:CODEC, DIGITAL	J44	08/12/2013
48	AUDIO: SPEAKER AMP	J44	08/12/2013
49	AUDIO: JACK	J44	08/12/2013
50	AUDIO: JACK TRANSLATORS	J44	08/12/2013
51	DC-In & Battery Connectors	J44	08/12/2013
52	PBus Supply & Battery Charger	J44	08/12/2013
53	CPU VR12.6 VCC Regulator IC	J44	08/12/2013
54	CPU VR12.5 VCC Power Stage	J44	08/12/2013
55	1.35V DDR3 SUPPLY	J44	08/12/2013
56	5V / 3.3V Power Supply	J44	08/12/2013
57	1.05V S0 Power Supply	J44	08/12/2013
58	LCD AND KBD BKLT DRIVER	J44	08/12/2013
59	Misc Power Supplies	J44	08/12/2013
60	Power FETs	J44	08/12/2013
61	Power Control	J44	08/12/2013
62	eDP Display Connector	J44	08/12/2013
63	RIO Connector	J44	08/12/2013
64	Display Mux: HDMI vs DP	J44	08/12/2013
65	Power Aliases	J44	08/12/2013
66	Signal Aliases	MASTER	MASTER
67	Memory Bit/Byte Swizzle	J44	01/03/2013
68	Functional / ICT Test	J44	08/12/2013
69	PCB Rule Definitions	J44	08/12/2013
70	CPU & PCIE Constraints	J44	08/12/2013
71	USB Constraints	J44	08/12/2013
72	PCH Constraints	J44	08/12/2013
73	Memory Constraints	J44	01/03/2013
74	TBT,DP,HDMI Constraints	J44	08/12/2013
75	Camera Constraints	J44	08/12/2013
76	SMC Constraints	J44	08/12/2013
77	Project Specific Constraints	J44	08/12/2013
78	Reference	J44	08/12/2013

ALIASES

RESOLVED

Schematic / PCB #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
051-0052	1	SCHEM,MLB-4GB,J44	SCH	CRITICAL	
820-3536	1	PCBF,MLB-4GB,J44	PCB	CRITICAL	

DRAWING TITLE			
<PART_DESCRIPTION>			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
	REVISION		
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	<E4LABEL>	BRANCH	
	<BRANCH>		
	PAGE		
	1 OF 120		
	SHEET		
	1 OF 78		

D

D

BOM Groups

BOM GROUP	BOM OPTIONS
J44_COMMON	ALTERNATE,COMMON,J44_COMMON1,J44_COMMON2,J44_COMMON3,J44_COMMON4,J44_PROGPARTS
J44_COMMON1	TBTHV:P15V,SKIP_5V3V3:AUDIBLE,SPI:DUAL_IO
J44_COMMON2	EDP,EDP_LS_CAP,CAMERA_3V3:S0,CAM_WAKE:NO,CAM_XTAL:NO,MEM_ODT:PU,VCORE_FETS
J44_COMMON3	XDP,LPCPLUS,BKLT:PROD,CPUThRM:ALRT,LOADRC:NO,OTHERRC:NO,DDRRC:NO,TBTRC:NO,BMONRC:NO
J44_PROGPARTS	SMC_PROG:PVT,BOOTROM:PVT,TBTROM:PVT,TPAD_PSOC:PROG
ENGISNS	LOADISNS,OTHERISNS,DDRISNS,TBTISNS,BMONISNS

Programmables (All Builds)

TBT

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
341S3918	1	EPROM,FALCON RIDGE (V13.7) J44	U2890	CRITICAL	TBTROM:PVT

SMC

341S3922	1	IC,SMC-B1,EXT(V2.16F39),PVT,J44	U5000	CRITICAL	SMC_PROG:PVT
----------	---	---------------------------------	-------	----------	--------------

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
337S4596	1	HSWULT,SR18A,PRQ,C0,2.4,28W,2+3,3M,BGA	U0500	CRITICAL	CPU_HSW:2.4G
337S4597	1	HSWULT,SR189,PRQ,C0,2.6,28W,2+3,3M,BGA	U0500	CRITICAL	CPU_HSW:2.6G
337S4598	1	HSWULT,SR188,PRQ,C0,2.8,28W,2+3,4M,BGA	U0500	CRITICAL	CPU_HSW:2.8G
338S1247	1	IC,TBT,FR-4C,A0,PRQ,CIO,SR13C,FCBGA288	U2800	CRITICAL	
338S1186	1	IC,BCM15700A2,S2 PCIE CAMERA PROCESSOR	U3900	CRITICAL	
376S1194	2	MOSFET,N-CH,30V,15.3A,12M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:VSHY
376S1193	2	MOSFET,N-CH,30V,22A,6.0M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:VSHY
376S0964	2	MOSFET,N-CH,25V,30A,9.6M,8P 3.3X3.3 DFN	Q7310,Q7320	CRITICAL	VCORE_FET:REN
376S1104	2	MOSFET,N-CH,25V,30A,6.1M,8P 3.3X3.3 DFN	Q7311,Q7321	CRITICAL	VCORE_FET:REN

EFI ROM

341S3924	1	IC,EFI ROM (V0116),PVT,J44	U6100	CRITICAL	BOOTROM:PVT
----------	---	----------------------------	-------	----------	-------------

PSOC

341S3862	1	IC,TRKFD/KYBD PSOC,CU ONLY(V224) J44	U4801	CRITICAL	TPAD_PSOC:PROG
----------	---	--------------------------------------	-------	----------	----------------

Alternate Parts

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
376S1053	376S0604		ALL	
128S0311	128S0329		ALL	
138S0739	138S0706		ALL	
197S0481	197S0480		ALL	
152S0461	152S1645		ALL	
376S1080	376S0820		ALL	
155S0667	155S0583		ALL	
138S0725	138S0724		ALL	
376S1032	376S0855		ALL	
376S1129	376S0855		ALL	
376S1089	376S1128		ALL	
353S3452	353S1286		ALL	
376S1180	376S0761		ALL	
128S0364	128S0264		ALL	
107S0254	107S0241		ALL	
138S0843	138S0674		ALL	
138S0803	138S0639		ALL	
138S0846	138S0811		ALL	
197S0542	197S0544		ALL	
197S0545	197S0544		ALL	
152S1876	152S1804		ALL	
107S0255	107S0240		ALL	
107S0250	107S0248		ALL	
127S0164	127S0162		ALL	
353S4070	353S4069		ALL	
353S4068	353S4069		ALL	
353S3814	353S3812		ALL	
311S0649	311S0541		ALL	
128S0436	128S0392		ALL	

Diodes alt to Fairchild
NEC alt to Sanyo
Samsung alt to Murata
Epson alt to NDK
Cyntec alt to Vishay
Diodes alt to On Semi
Panasonic alt to TDK
Samsung alt to Murata
Toshiba alt for Diodes Dual
NXP Alt for Diodes Dual
NXP Alt for Diodes Single
Maxim alt to Microchip
Renesas alt to Vishay
Sanyo 2nd Factory alt
Cyntec alt to TFT
Samsung alt to Murata (BKLT)
Samsung alt to Murata (BKLT)
Samsung alt to Murata (BKLT)
NDK alt to TXC
Epson alt to TXC
TDK alt to Toko
Cyntec alt to TFT
Cyntec alt to TFT
Rohm alt to Vishay
Pericom alt to TI DP Mux U9750
NXP alt to TI DP Mux U9750
TI alt to NXP
ONsemi alt to Toshiba
Kemet alt to Sanyo

C

C

B

B

A


A

SYNC MASTER:J44

SYNC DATE:08/20/2011

PAGE TITLE

BOM Configuration

 Apple Inc.

DRAWING NUMBER

<SCH_NUM>

REVISION

<E4LABEL>

BRANCH

<BRANCH>

NOTICE OF PROPRIETARY PROPERTY:

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

PAGE

2 OF 120

SHEET

2 OF 78

SIZE

D

D

C

B

A

D

C

B

A

BOM Variants		
BOM NUMBER	BOM NAME	BOM OPTIONS
685-0054	COMMON,MLB-4GB,J44	J44_COMMON
985-0053	DEV,MLB-4GB,J44	XDP_CONN
639-4878	PCBA,MLB-4GB,2.4G,4GB-HYNIX,J44	BASE_BOM,CPU_HSW:2.4G,RAM_4G_HYNIX_H,CAMDRAM:HYNIX_H
639-4879	PCBA,MLB-4GB,2.4G,4GB-ELPIDA,J44	BASE_BOM,CPU_HSW:2.4G,RAM_4G_ELPIDA,CAMDRAM:ELPIDA
639-4880	PCBA,MLB-4GB,2.4G,4GB-MICRON,J44	BASE_BOM,CPU_HSW:2.4G,RAM_4G_MICRON,CAMDRAM:MICRON
639-5272	PCBA,MLB-4GB,2.6G,4GB-HYNIX,J44	BASE_BOM,CPU_HSW:2.6G,RAM_4G_HYNIX_H,CAMDRAM:HYNIX_H
639-5273	PCBA,MLB-4GB,2.6G,4GB-ELPIDA,J44	BASE_BOM,CPU_HSW:2.6G,RAM_4G_ELPIDA,CAMDRAM:ELPIDA
639-5274	PCBA,MLB-4GB,2.6G,4GB-MICRON,J44	BASE_BOM,CPU_HSW:2.6G,RAM_4G_MICRON,CAMDRAM:MICRON
639-5275	PCBA,MLB-4GB,2.8G,4GB-HYNIX,J44	BASE_BOM,CPU_HSW:2.8G,RAM_4G_HYNIX_H,CAMDRAM:HYNIX_H
639-5276	PCBA,MLB-4GB,2.8G,4GB-ELPIDA,J44	BASE_BOM,CPU_HSW:2.8G,RAM_4G_ELPIDA,CAMDRAM:ELPIDA
639-5277	PCBA,MLB-4GB,2.8G,4GB-MICRON,J44	BASE_BOM,CPU_HSW:2.8G,RAM_4G_MICRON,CAMDRAM:MICRON
685-0074	VCORE,FET,VSHY,J44	VCORE_FET:VSHY
685-0075	VCORE,FET,REN,J44	VCORE_FET:REN

DEVELOPMENT/BASE BOM					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-0054	1	J44 MLB COMMON BOM	BASE	CRITICAL	BASE_BOM
985-0053	1	J44 MLB DEVEL BOM	DEVEL	CRITICAL	DEVEL_BOM

SUB-BOMS					
PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
685-0074	1	VCORE,FET,VSHY,J44	VCOREFETS	CRITICAL	VCORE_FETS

Alternate Parts				
PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
685-0075	685-0074		ALL	RENEAS ALT TO VISHAY

DRAM PARTS					
333S0704	8	1C,SDRAM,4GBIT,256HX16,DDR3-1600,F DIE,96FBGA	00100,00102,00104,00106,00108,00110,00112,00114,00116	CRITICAL	4G_ELPIDA
333S0700	8	1C,SDRAM,4GBIT,256HX16,DDR3-1600,HUMA,96FBGA	00100,00102,00104,00106,00108,00110,00112,00114,00116	CRITICAL	4G_HYNIX_H
333S0698	8	1C,SDRAM,4GBIT,256HX16,DDR3-1600,REV E,96FBGA	00100,00102,00104,00106,00108,00110,00112,00114,00116	CRITICAL	4G_MICRON
333S0715	8	1C,SDRAM,4GBIT,256HX16,DDR3-1866,F DIE,96FBGA	00100,00102,00104,00106,00108,00110,00112,00114,00116	CRITICAL	4G_ELPIDA_1866
333S0717	8	1C,SDRAM,4GBIT,256HX16,DDR3-1866,HUMA,96FBGA	00100,00102,00104,00106,00108,00110,00112,00114,00116	CRITICAL	4G_HYNIX_H_1866
333S0720	8	1C,SDRAM,4GBIT,256HX16,DDR3-1866,REV E,96FBGA	00100,00102,00104,00106,00108,00110,00112,00114,00116	CRITICAL	4G_MICRON_1866

DRAM SPD Straps	
BOM GROUP	BOM OPTIONS
RAM_4G_ELPIDA	4G_ELPIDA,RAMCFG3:L,RAMCFG2:L,RAMCFG1:L,RAMCFG0:L,PPDDR:1V35
RAM_4G_HYNIX_H	4G_HYNIX_H,RAMCFG3:L,RAMCFG2:L,RAMCFG1:L,RAMCFG0:H,PPDDR:1V35
RAM_4G_MICRON	4G_MICRON,RAMCFG3:L,RAMCFG2:L,RAMCFG1:H,RAMCFG0:L,PPDDR:1V35
RAM_4G_ELPIDA_1866	4G_ELPIDA_1866,RAMCFG3:L,RAMCFG2:L,RAMCFG1:L,RAMCFG0:L,PPDDR:1V5
RAM_4G_HYNIX_H_1866	4G_HYNIX_H_1866,RAMCFG3:L,RAMCFG2:L,RAMCFG1:L,RAMCFG0:H,PPDDR:1V5
RAM_4G_MICRON_1866	4G_MICRON_1866,RAMCFG3:L,RAMCFG2:L,RAMCFG1:H,RAMCFG0:L,PPDDR:1V5

NOTE: 1866 PARTS BEING STRAPPED TO RUN AT 1600


13" MBP VARIABLE BOM GROUPS	
BOM GROUP	BOM OPTIONS
J44_COMMON4	SMCBOARDID:8


DRAM SPD Straps

BOM GROUP	BOM OPTIONS
CAMDRAM:HYNIX_H	CAMDRAM_TYPE:HYNIX_H
CAMDRAM:ELPIDA	CAMDRAM_TYPE:ELPIDA
CAMDRAM:MICRON	CAMDRAM_TYPE:MICRON


DRAM Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
333S0700	1	1C,SDRAM,4GBIT,DDR3L-1600,HUMA,96B FBGA	U4000	CRITICAL	CAMDRAM_TYPE:HYNIX_H
333S0704	1	1C,SDRAM,4GBIT,DDR3L-1600,DIE F,96B FBGA	U4000	CRITICAL	CAMDRAM_TYPE:ELPIDA
333S0698	1	1C,SDRAM,4GBIT,DDR3L-1600,REV E,96B FBGA	U4000	CRITICAL	CAMDRAM_TYPE:MICRON



SYNC MASTER=J44		SYNC DATE=01/03/2013	
PAGE TITLE			
BOM Configuration			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	
		3 OF 120	
		SHEET	
		3 OF 78	




Shield Cans




Mounting Holes & Slots




Rubber Mount Standoffs (860-1448)




THERMAL MODULE STANDOFF (860-1645)




SSD STANDOFF (806-5375)



FAN STANDOFF (806-5376)





POGO PINS (870-2451)
SH0435 & SH0436 removed.





RIO FLEX BRACKET BOSSES (860-2354)





SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
PD Parts			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	4 OF 120
		SHEET	4 OF 78























D

BOM options provided by this page:

- DDRVREF_DAC - Stuffs DAC margining circuit.



FETs for CPU isolation during DAC margining





C

RST* on 'platform reset' so that system watchdog will disable margining.

NOTE: Margining will be disabled across all soft-resets and sleep/wake cycles.




Always used, regardless
of margining option.




A

NOTE: LPDDR3 assumes TPS51916 supply with 28.7k/57.6k divider
DDR3L assumes TPS51916 supply with 19.6k/57.6k divider


A



SYNC MASTER=MASTER		SYNC DATE=MASTER	
PAGE TITLE			
DDR3 SDRAM Bank A (Rank 0)			
 Apple Inc.	DRAWING NUMBER	SIZE	
	<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE I NOT TO REPRODUCE OR COPY IT I NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART I ALL RIGHTS RESERVED	REVISION	<E4LABEL>	
	BRANCH	<BRANCH>	
	PAGE	23 OF 120	
	SHEET	20 OF 78	


Memory ODT Option

MEM_ODT:CPU drives ODT from CPU, terminated to 0.675V VTT.
MEM_ODT:PU disconnect ODT from CPU, ODT pins on DRAM pulled up to 1.35V VDDQ.




Memory Reset Pull Up

Reset is an open drain in Haswell ULT and needs pull up




Memory Clock Near-End Termination

Place Source C termination before first DRAM




Memory Clock Far-End Termination


Place RC end termination after last DRAM




Memory CMD/CTL Termination - Channel A




Memory CMD/CTL Termination - Channel B





MEMORY RPACK SPARES




22 7 **NC** MEM_B_A15 == MAKE BASE=TRUE NO_TEST=TRUE
22 7 **NC** MEM_B_CS_L1 == MAKE BASE=TRUE NO_TEST=TRUE
22 7 **NC** MEM_B_CKE1 == MAKE BASE=TRUE NO_TEST=TRUE

SYNC MASTER=J44 YONAS-4GB		SYNC DATE=04/02/2013	
PAGE TITLE			
DDR3 Termination			
	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
Apple Inc.	REVISION		BRANCH
	<E4LABEL>		<BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			PAGE
			27 OF 120
			SHEET
			22 OF 78






SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
Thunderbolt Host (2 of 2)			
		DRAWING NUMBER	SIZE
Apple Inc.		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	29 OF 120
		SHEET	24 OF 78
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

```
Power aliases required by this page:
- =PPVIN_SW_TBTBST      (8-13V Boost Input)
- =PP15V_TBT_REG        (15V Boost Output)

Signal aliases required by this page:
(NONE)

BOM options provided by this page:
(NONE)
```



Q3000
DMN32D2LFB4
DMN_OVER=3
SYM_VER_3

PP3V3 S4 TBT 23 24 42 65


Pull-up on RR page


36 13 TR PM_BATLOW_L

TBT_BATLOW_L 23 25

TBT_BATLOW_L 23 25


MAKE PASCETTEUR

SYNC MASTER=J44		SYNC DATE=08/12/2013		
PAGE TITLE				
Thunderbolt Mobile Support				
	Apple Inc.		DRAWING NUMBER <SCH NUM>	SIZE D
			REVISION <E4LABEL>	
	NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH <BRANCH>	
		PAGE 30 OF 120		
		SHEET 25 OF 78		




PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3210,R3213		TBTHV:P12V
118S0145	2	RES,MTL FILM,1/20W,17.8K,1,0201,SMD,LF	R3211,R3214		TBTHV:P12V

	Nominal	Min	Max
IHVS0/S3	1120mA	1090mA	1170mA (12W minimum)




DP Source must pull down HPD input with greater than or equal to 100K (DPv1.1a).

Sink HPD range:
High: 2.0 - 5.0V
Low: 0 - 0.8V


SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
Thunderbolt Connector A			
	Apple Inc.	DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		<BRANCH>	
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		32	OF 120
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
ALL RIGHTS RESERVED		26	OF 78

3.3V/HV Power MUX

V3P3 must be S4 to support wake from Thunderbolt devices.



Thunderbolt Connector B



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
Thunderbolt Connector B			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	33 OF 120
II NOT TO REPRODUCE OR COPY IT		SHEET	27 OF 78
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART			
IV ALL RIGHTS RESERVED			

D

C

B

A

D

C


B


A


DDC Pull-Ups

2.2k pull-ups are required by PCH
to indicate active display interface.
DP++ spec violation, should remove!

NOTE: Only DDC_DATA is sensed, so DDC_CLK
pull-ups are unstuffed.




SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
DDC Crossbar			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	BRANCH
		<E4LABEL>	<BRANCH>
		PAGE	SHEET
		34 OF 120	28 OF 78



SYNC MASTER=J44

SYNC DATE=08/12/2013

WIRELESS SUPPORT	
 Apple Inc.	DRAWING NUMBER <SCH_NUM>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	REVISION <E4LABEL>
	BRANCH <BRANCH>
	PAGE 35 OF 120
SHEET 29 OF 78	

8

7

6

5

4

3

2

1

D

D

C


C


B

B

A


A



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
SSD Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	37 OF 120
		SHEET	30 OF 78



RIGHT USB PORT A


USB Port Power Switch



Mojo SMC Debug Mux

THE PI3USB102E CAN CLAMP VOLTAGE IN THE INTERNAL USB PINS



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
External A USB3 Connector			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:		<BRANCH>	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		PAGE	
II NOT TO REPRODUCE OR COPY IT		46	120
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		33	78

D

D



2 38 37 34 29 18 48

PP3V3_S4

1 0 2

5%
1/20W
MF
0201

R4800

1 1 2

1 1 2

0

PLACE_NEAR=J4800.4:3

L4807

FERR-120-OHM-1.5A

66 65 56

PP5V_S5

1 2

0402-LF

1 2

C4807

10V
10V
X5R-CERM
0201

PLACE_NEAR=J4800.4:4MM

Timing diagram for the R48001 microcontroller. The diagram shows 19 digital signals over time. The signals are: Z2_CLKIN, SMBUS_SMC_2_S3_SCL, SMBUS_SMC_2_S3_SDA, PSOC_SCLK, PSOC_MOSI, Z2_SCLK, PSOC_MISO, Z2_MISO, Z2_MOSI, PSOC_F_CS_L, Z2_CS_L, Z2_KEY_ACT_L, PICKB_L, and Z2_HOST_INTN. The signals are shown as digital waveforms with high and low states. A 51K resistor is connected to the Z2_HOST_INTN signal line, and a 1/20W resistor is connected to the Z2_HOST_INTN signal line. The R48001 microcontroller is shown at the bottom of the diagram.


D


D




C

- C

5





D




B




1

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---




D




SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
SMC Shared Support			
 Apple Inc.		DRAWING NUMBER <SCH NUM>	
		SIZE REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH> PAGE 51 OF 120 SHEET 37 OF 78	



Thermal Alerts



38	36	<u>NC SMBUS SMC 4 ASF_SCL</u>	=	<u>NC SMBUS SMC 4 ASF_SCL</u>	36	38
				MAKE_BASE=TRUE	NO TEST=TRUE	
38	36	<u>NC SMBUS SMC 4 ASF_SDA</u>	=	<u>NC SMBUS SMC 4 ASF_SDA</u>	36	38
				MAKE_BASE=TRUE	NO TEST=TRUE	
38	36	<u>NC BDV_BKL_PWM</u>	=	<u>NC BDV_BKL_PWM</u>	36	38
				MAKE_BASE=TRUE	NO TEST=TRUE	
38	36	<u>NC SMC SYS_LED</u>	=	<u>NC SMC SYS_LED</u>	36	38
				MAKE_BASE=TRUE	NO TEST=TRUE	
38	36	<u>NC SMC GFX_THROTTLE_L</u>	=	<u>NC SMC GFX_THROTTLE_L</u>	36	38
				MAKE_BASE=TRUE	NO TEST=TRUE	
38	36	<u>NC SMC GFX_OVERTEMP</u>	=	<u>NC SMC GFX_OVERTEMP</u>	36	38
				MAKE_BASE=TRUE	NO TEST=TRUE	
38	36	<u>NC SMC FAN 1_CTL</u>	=	<u>NC SMC FAN 1_CTL</u>	36	38
				MAKE_BASE=TRUE	NO TEST=TRUE	
38	36	<u>NC SMC FAN 1_TACH</u>	=	<u>NC SMC FAN 1_TACH</u>	36	38
				MAKE_BASE=TRUE	NO TEST=TRUE	
38	36	<u>NC SMC 5VSW_PWR_EN</u>	=	<u>NC SMC 5VSW_PWR_EN</u>	36	38
				MAKE_BASE=TRUE	NO TEST=TRUE	
38	36	<u>NC SMC FAN 5_CTL</u>	=	<u>NC SMC FAN 5_CTL</u>	36	38
				MAKE_BASE=TRUE	NO TEST=TRUE	
38	36	<u>NC SMC_BIL_BUTTON_L</u>	=	<u>NC SMC_BIL_BUTTON_L</u>	36	38
				MAKE_BASE=TRUE	NO TEST=TRUE	
38	36	<u>NC MEM_EVENT_L</u>	=	<u>NC MEM_EVENT_L</u>	36	38
				MAKE_BASE=TRUE	NO TEST=TRUE	
38	36	<u>NC_SMC_T101_COM_1</u>	=	<u>NC_SMC_T101_COM_1</u>	36	38
				MAKE_BASE=TRUE	NO TEST=TRUE	
38	36	<u>NC_SMC_ACTUATOR_DISABLE_L</u>	=	<u>NC_SMC_ACTUATOR_DISABLE_L</u>	36	38
				MAKE_BASE=TRUE	NO TEST=TRUE	



S4 SMC Wake Sources



APN: 998-4692
OMIT TABLE
J5250
HALL-EFFECT-SENSOR-MLB-D1

PP3V42_G3H

NC 1 2 3 4 5 6 7 8 XNC

SMC LID R

R5250
5k
1/4W
HP-LF
402

SMC LID



C5250
0.0010F
100
500
2 75-CERM
0402


Specify one of these BOM GROUPs.


BOM GROUP	BOM OPTIONS
CPUTHRM:BOTH	CPUTHRM_THRM:SMC,CPUTHRM_ALRT:SMC
CPUTHRM:THRM	CPUTHRM_THRM:SMC,CPUTHRM_ALRT:PU
CPUTHRM:ALRT	CPUTHRM_THRM:PU,CPUTHRM_ALRT:SMC
CPUTHRM:NONE	CPUTHRM_THRM:PU,CPUTHRM_ALRT:PU


BOM GROUP	BOM OPTIONS
TBTTHRM:BOTH	TBTTHRM_THRM:SMC,TBTTHRM_ALRT:SMC
TBTTHRM:THRM	TBTTHRM_THRM:SMC,TBTTHRM_ALRT:PU
TBTTHRM:ALRT	TBTTHRM_THRM:PU,TBTTHRM_ALRT:SMC
TBTTHRM:NONE	TBTTHRM_THRM:PU,TBTTHRM_ALRT:PU
TBTTHRM:GONE	

Requires EMC1412-1 or EMC1412-2 instead of EMC1412-A, new APN needs to be created.




PAGE TITLE		DRAWING NUMBER		SIZE
SMC Project Support		<SCH_NUM>		D
 Apple Inc.		REVISION		
		<E4LABEL>		
NOTICE OF PROPRIETARY PROPERTY:		BRANCH		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC.		<BRANCH>		
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE		
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		52 OF 120		
II NOT TO REPRODUCE OR COPY IT		SHEET		
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		38 OF 78		
IV ALL RIGHTS RESERVED				



SYNC MASTER=J44		SYNC DATE=08/12/2013		
PAGE TITLE				
SMBus Connections				
 Apple Inc.		DRAWING NUMBER	SIZE	
		<SCH_NUM>	D	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION		
		<E4LABEL>		
		BRANCH		
				<BRANCH>
		PAGE		53 OF 120
		SHEET		39 OF 78


CPU High Side Current Sense (IC0R)

Gain: 100x, EDP: 9.5 A
Rsense: 0.003 (R5400)
Vsense: 28.5 mV, Range: 11 A
SMC ADC: 00




OTHER 5V High Side Current Sense (IO5R)

Gain: 100x, EDP: 7 A
Rsense: 0.003 (R5410) or Rsense SHORT
Vsense: 21 mV, Range: 11 A
SMC ADC: 07




OTHER 3.3V High Side Current Sense (IO3R)

Gain: 200x, EDP: 5 A
Rsense: 0.003 (R5440) or Rsense SHORT
Vsense: 12 mV, Range: 5.5 A
SMC ADC: 08




LCD Backlight Current Sense (IBLC)

Gain: 100x, EDP: 0.9 A
Rsense: 0.025 (R7700)
Vsense: 22.5 mV, Range: 1.32 A
SMC AD: 10




PBUS Voltage Sense & Enable (VP0R)

Gain: 0.167x
Vnominal: 12.6 V, Range: 19.7 V
SMC ADC: 01




DC In Voltage Sense & Enable (VD0R)

Gain: 0.148x
Vnominal: 16.5 V, Range: 22.29 V
SMC ADC: 04




Charger (BMON) Current Sense (IPBR)

Charger Gain: 36x, EDP: 8 A
Rsense: 0.005 (R7150)
SMC ADC: 02



DC-IN (AMON) Current Sense (ID0R)

Charger Gain: 20x, EDP: 4.6 A
Rsense: 0.020 (R7120)
SMC ADC: 03




A

SYNC MASTER=J44
PAGE 1/1
SYNC DATE=08/12/2013

Power Sensors: High Side


VISION	REVISION	SCH_NUM	D
Apple Inc.	<E4LABEL>	<BRANCH>	<BRANCH>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPERTY OF APPLE INC. AND IS UNCLASSIFIED. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT IN WHOLE OR PART III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			




D. _____ D.

[illegible]

$$\frac{1}{\Gamma(\alpha)} \int_0^t (t-s)^{\alpha-1} f(s) ds = \frac{1}{\Gamma(\alpha)} \int_0^t (t-s)^{\alpha-1} \left(\sum_{k=0}^\infty \frac{(t-s)^k}{k!} f^{(k)}(s) \right) ds$$



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
LPC+SPI Debug Connector			
 Apple Inc.	DRAWING NUMBER		SIZE
	<SCH_NUM>		D
	REVISION		<E4LABEL>
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	<BRANCH>
		PAGE	61 OF 120
		SHEET	45 OF 78



APPLE P/N 353S2456





8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

8 7 6 5 4 3 2 1




4X MONO SPEAKER AMPLIFIERS (MAX98300 & SSM2375)

APN: 353S2888 & 353S2958
GAIN = +3 DB
1ST ORDER FC (L&R) = NOM 569 HZ
1ST ORDER FC (SUB) = NOM 9 HZ



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
AUDIO: SPEAKER AMP			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
PAGE		64 OF 120	
SHEET		48 OF 78	

8 7 6 5 4 3 2 1



SPEAKER CONNECTOR

2-MIC CONNECTOR
APN: 518S0818

HP=80HZ
APN: 518S0672


CRITICAL
J6601
FF14A-6C-R11DL-B-3H
F-RT-SM

CRITICAL

J6603
78171-6006
M-RT-SM
7


CRITICAL
J6603
78171-6006
N-RT-SM

77 68 48 **SPKRCONN_R_OUT_P**
77 68 48 **SPKRCONN_R_OUT_N**
68 47 **SPKRCONN_R_ID**
77 68 48 **SPKRCONN_SR_OUT_P**
77 68 48 **SPKRCONN_SR_OUT_N**




8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---


MagSafe DC Power Jack





DC-In & Battery Connectors	
Apple Inc.	<SCH_NUM> D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED	<E4LABEL> <BRANCH> PAGE 70 OF 120 SHEET 51 OF 78

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
353S4170	1	IC, ISL95826R6200, PWM, PGOOD, SCREEN, 32P, QFN	U7200	CRITICAL	




SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
CPU VR12.6 VCC Regulator IC			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		REVISION	<E4LABEL>
		BRANCH	<BRANCH>
		PAGE	72 OF 120
		SHEET	53 OF 78



SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
CPU VR12.5 VCC Power Stage			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	73 OF 120
		SHEET	54 OF 78
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

DDR3L (1V35 S3) REGULATOR



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0411	1	RES,MTL FILM,1/16W,100K,1,0402,SMD,LF	R7416	CRITICAL	PPDDR:1V5
114S0391	1	RES,MTL FILM,1/16W,60.4K,1,0402,SMD,LF	R7416	CRITICAL	PPDDR:1V35
376S0612	1	MOSFET,N-CH,30V,100MA,7.00MM,SOT-723,HF	Q7419	CRITICAL	PPDDR:1V5
114S0428	1	RES, MTL FILM,1/16W,150k,0402,SMD,LF	R7419	CRITICAL	PPDDR:1V5

D _____ D




A
A


```
Power aliases required by this page:

- PPSVIN_S0SM_LCDBKLTFTET      (9-12.6V LCD BACKLIGHT INPUT)
- PPSV_S0_BKLT                 (5V BACKLIGHT DRIVER INPUT)
- PPSV_S0SM_KBLED              (5V KEYBOARD BACKLIGHT INPUT)
```

```
NOM options provided by this page:

BKLT:ENG - Stuffs 10.2 ohm series R for engineering builds
BKLT:PROD - Stuffs 0 ohm series R for production
```



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
116S0004	1	RES,MTL FILM,0 OHM,1A MAX,0402,SMD	R7720,R7721	CRITICAL	BKLT:PROD

```

KBDLED_CATHODE1 _____ 35 68
MIN_LINE_WIDTH=0.3 MM
MIN_NECK_WIDTH=0.2 MM

KBDLED_CATHODE2 _____ 35 68
MIN_LINE_WIDTH=0.3 MM
MIN_NECK_WIDTH=0.2 MM

```

0G
20.2+5MHZ

1 C7723 1.0UF
10k
50V
X7R
0805

2 C7724 1.0UF
10k
50V
X7R
0805

3 C7725 0.001UF
10k
50V
X7R-CERM
0402

4 C7726 1.0UF
10k
50V
X7R
0805

5 C7727 1.0UF
10k
50V
X7R
0805


PLACEMENT_NOTE :

T-BONE C7726 AND C7727
PLACE_NEAR=D7720.K1:50M PLACE_NEAR=D7720.K1:50M
PLACE_NEAR=D7720.K1:50M PLACE_NEAR=D7720.K1:50M


SANDWICH C7723 AND C7724

KBD BKLT LINE WIDTHS

PP5V_S0_RBLT_A 58 MIN_LINE_WIDTH=2 MM MIN_NECK_WIDTH=0.25 MM VOLTAGE=5V	PPVIN_S0SW_LCDBKLT_F 58 MIN_LINE_WIDTH=2 MM MIN_NECK_WIDTH=0.25 MM VOLTAGE=12.9V	LCDBKLT_FET_DRV_R 58 MIN_LINE_WIDTH=2 MM MIN_NECK_WIDTH=0.25 MM VOLTAGE=5V GATE_NODE=TRUE D1D7=TRUE	LCDBKLT_SW 58 MIN_LINE_WIDTH=2 MM MIN_NECK_WIDTH=0.25 MM VOLTAGE=5V SWITCH_NODE=TRUE D1D7=TRUE	PP5V_S0_KDBKLT_SW 58 MIN_LINE_WIDTH=0.5 MM MIN_NECK_WIDTH=0.25 MM VOLTAGE=40V SWITCH_NODE=TRUE D1D7=TRUE
PP5V_S0_RBLT_D 58 MIN_LINE_WIDTH=2 MM MIN_NECK_WIDTH=0.25 MM VOLTAGE=5V	PPVIN_S0SW_LCDBKLT_R 58 MIN_LINE_WIDTH=2 MM MIN_NECK_WIDTH=0.25 MM VOLTAGE=12.9V	LCDBKLT_FET_DRV_L 58 MIN_LINE_WIDTH=2 MM MIN_NECK_WIDTH=0.25 MM VOLTAGE=5V GATE_NODE=TRUE D1D7=TRUE	PPVIN_SW_LCDBKLT_SW 58 MIN_LINE_WIDTH=2 MM MIN_NECK_WIDTH=0.25 MM VOLTAGE=5V SWITCH_NODE=TRUE D1D7=TRUE	PPVOUT_S0_KDBKLT 58 62 68 MIN_LINE_WIDTH=0.5 MM MIN_NECK_WIDTH=0.25 MM VOLTAGE=40V
	PPVIN_S0SW_LCDBKLT_FET 58 MIN_LINE_WIDTH=2 MM MIN_NECK_WIDTH=0.25 MM VOLTAGE=12.9V		PPVOUT_S0_LCDBKLT 58 62 68 MIN_LINE_WIDTH=0.5 MM MIN_NECK_WIDTH=0.25 MM VOLTAGE=5V	PPVOUT_RBLT_FB2 58 62 68 MIN_LINE_WIDTH=0.4 MM MIN_NECK_WIDTH=0.25 MM VOLTAGE=40V
	PPVIN_S0SW_LCDBKLT 58 MIN_LINE_WIDTH=2 MM MIN_NECK_WIDTH=0.25 MM VOLTAGE=12.9V		PPVOUT_RBLT_FB 58 62 68 MIN_LINE_WIDTH=0.4 MM MIN_NECK_WIDTH=0.25 MM VOLTAGE=5V	


SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
LCD AND KBD BKL'T DRIVER			
		DRAWING NUMBER	
Apple Inc.		<SCH_NUM>	
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE		<BRANCH>	
PROPRIETARY PROPERTY OF APPLE INC.			
THE POSSESSOR AGREES TO THE FOLLOWING:		PAGE	
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE		77 OF 120	
II NOT TO REPRODUCE OR COPY IT			
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART		SHEET	
IV ALL RIGHTS RESERVED		58 OF 78	


1.5V S0 Switcher




1.05V SUS LDO


Cougar Point requires JTAG pull-ups to be powered at 1.05V when SUS suspend well is active. Pull-ups (3) must be 51 ohms to support XDP (not required in production). 70mA is required to support pull-ups. Alternative is strong voltage dividers (200/100) to 3.3V S5, which burns 100mW in all S-states.








LCD PANEL INTERFACE (eDP) NEEDS FINAL CHECK AGAINST UPDATE FOR NEW PANEL





NOTE: This connector is shielded 70P Hirose Plug APN 516S1059, mates with APN 516S1058.

RIO Power Connector

518S0882

J9500

504050-0491

M-RT-SM

5

1

2

3

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

29

30

31

32

33

34

35

36

37

38

39

40

41

42

43

44

45

46

47

48

49

50

51

52

53

54

55

56

57

58

59

60

61

62

63

64

65

66

67

68

69

70

71

72

73

74

75

76

77

78

79

80

81

82

83

84

85

86

87

88

89

90

91

92

93

94

95

96


97


98


99

100


SYNC MASTER=J44		SYNC DATE=08/12/2013	
PAGE TITLE			
RIO Connector			
Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
		BRANCH	
		<BRANCH>	
		PAGE	95 OF 120
		SHEET	63 OF 78
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED			

SYNCH MASTER=J44		SYNCH DATE=08/12/2013	
PAGE TITLE			
Display Mux: HDMI vs DP			
 Apple Inc.		DRAWING NUMBER <SCH_NUM>	
		SIZE D	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH> PAGE 97 OF 120	
		SHEET 64 OF 78	





8	7	6	5	4	3	2	1
Memory Bit/Byte Swizzle							
<div><div><div><div><div>HAKE_BASE</div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<0></div><div>==</div><div>MEM A DQ<60></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<1></div><div>==</div><div>MEM A DQ<56></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<2></div><div>==</div><div>MEM A DQ<57></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<3></div><div>==</div><div>MEM A DQ<61></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<4></div><div>==</div><div>MEM A DQ<62></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<5></div><div>==</div><div>MEM A DQ<58></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<6></div><div>==</div><div>MEM A DQ<59></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<7></div><div>==</div><div>MEM A DQ<63></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<8></div><div>==</div><div>MEM A DQ<44></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<9></div><div>==</div><div>MEM A DQ<40></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<10></div><div>==</div><div>MEM A DQ<45></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<11></div><div>==</div><div>MEM A DQ<47></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<12></div><div>==</div><div>MEM A DQ<46></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<13></div><div>==</div><div>MEM A DQ<42></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<14></div><div>==</div><div>MEM A DQ<41></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<15></div><div>==</div><div>MEM A DQ<43></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<16></div><div>==</div><div>MEM A DQ<20></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<17></div><div>==</div><div>MEM A DQ<18></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<18></div><div>==</div><div>MEM A DQ<23></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<19></div><div>==</div><div>MEM A DQ<19></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<20></div><div>==</div><div>MEM A DQ<17></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<21></div><div>==</div><div>MEM A DQ<21></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<22></div><div>==</div><div>MEM A DQ<22></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<23></div><div>==</div><div>MEM A DQ<16></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<24></div><div>==</div><div>MEM A DQ<38></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<25></div><div>==</div><div>MEM A DQ<36></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<26></div><div>==</div><div>MEM A DQ<37></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<27></div><div>==</div><div>MEM A DQ<39></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<28></div><div>==</div><div>MEM A DQ<34></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<29></div><div>==</div><div>MEM A DQ<32></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<30></div><div>==</div><div>MEM A DQ<35></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<31></div><div>==</div><div>MEM A DQ<33></div><div>20</div></div><div><div>73 68 67 20 7</div><div>TRUE</div><div>MEM A DQ<32></div><div>==</div><div>MEM A DQ<32></div><div>7 20 67 68 73</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<33></div><div>==</div><div>MEM A DQ<24></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<34></div><div>==</div><div>MEM A DQ<25></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<35></div><div>==</div><div>MEM A DQ<29></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<36></div><div>==</div><div>MEM A DQ<30></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<37></div><div>==</div><div>MEM A DQ<26></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<38></div><div>==</div><div>MEM A DQ<31></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<39></div><div>==</div><div>MEM A DQ<27></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<40></div><div>==</div><div>MEM A DQ<12></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<41></div><div>==</div><div>MEM A DQ<8></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<42></div><div>==</div><div>MEM A DQ<11></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<43></div><div>==</div><div>MEM A DQ<15></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<44></div><div>==</div><div>MEM A DQ<14></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<45></div><div>==</div><div>MEM A DQ<10></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<46></div><div>==</div><div>MEM A DQ<9></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<47></div><div>==</div><div>MEM A DQ<13></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<48></div><div>==</div><div>MEM A DQ<53></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<49></div><div>==</div><div>MEM A DQ<55></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<50></div><div>==</div><div>MEM A DQ<50></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<51></div><div>==</div><div>MEM A DQ<54></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<52></div><div>==</div><div>MEM A DQ<52></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<53></div><div>==</div><div>MEM A DQ<48></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<54></div><div>==</div><div>MEM A DQ<51></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<55></div><div>==</div><div>MEM A DQ<49></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<56></div><div>==</div><div>MEM A DQ<2></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<57></div><div>==</div><div>MEM A DQ<1></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<58></div><div>==</div><div>MEM A DQ<6></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<59></div><div>==</div><div>MEM A DQ<4></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<60></div><div>==</div><div>MEM A DQ<0></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<61></div><div>==</div><div>MEM A DQ<3></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<62></div><div>==</div><div>MEM A DQ<7></div><div>20</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM A DQ<63></div><div>==</div><div>MEM A DQ<5></div><div>20</div></div></div><div><div><div><div>73 7</div><div>TRUE</div><div>MEM A DQS P<0></div><div>==</div><div>MEM A DQS P<7></div><div>20</div></div><div><div>73 7</div><div>TRUE</div><div>MEM A DQS N<0></div><div>==</div><div>MEM A DQS N<7></div><div>20</div></div><div><div>73 7</div><div>TRUE</div><div>MEM A DQS P<1></div><div>==</div><div>MEM A DQS P<5></div><div>20</div></div><div><div>73 7</div><div>TRUE</div><div>MEM A DQS N<1></div><div>==</div><div>MEM A DQS N<5></div><div>20</div></div><div><div>73 7</div><div>TRUE</div><div>MEM A DQS P<2></div><div>==</div><div>MEM A DQS P<2></div><div>20</div></div><div><div>73 7</div><div>TRUE</div><div>MEM A DQS N<2></div><div>==</div><div>MEM A DQS N<2></div><div>20</div></div><div><div>73 7</div><div>TRUE</div><div>MEM A DQS P<3></div><div>==</div><div>MEM A DQS P<4></div><div>20</div></div><div><div>73 7</div><div>TRUE</div><div>MEM A DQS N<3></div><div>==</div><div>MEM A DQS N<4></div><div>20</div></div><div><div>73 7</div><div>TRUE</div><div>MEM A DQS P<4></div><div>==</div><div>MEM A DQS P<3></div><div>20</div></div><div><div>73 7</div><div>TRUE</div><div>MEM A DQS N<4></div><div>==</div><div>MEM A DQS N<3></div><div>20</div></div><div><div>73 7</div><div>TRUE</div><div>MEM A DQS P<5></div><div>==</div><div>MEM A DQS P<1></div><div>20</div></div><div><div>73 7</div><div>TRUE</div><div>MEM A DQS N<5></div><div>==</div><div>MEM A DQS N<1></div><div>20</div></div><div><div>73 67 20 7</div><div>TRUE</div><div>MEM A DQS P<6></div><div>==</div><div>MEM A DQS P<6></div><div>7 20 67 73</div></div><div><div>73 67 20 7</div><div>TRUE</div><div>MEM A DQS N<6></div><div>==</div><div>MEM A DQS N<6></div><div>7 20 67 73</div></div><div><div>73 7</div><div>TRUE</div><div>MEM A DQS P<7></div><div>==</div><div>MEM A DQS P<0></div><div>20</div></div><div><div>73 7</div><div>TRUE</div><div>MEM A DQS N<7></div><div>==</div><div>MEM A DQS N<0></div><div>20</div></div></div></div><div><div><div><div>HAKE_BASE</div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<0></div><div>==</div><div>MEM B DQ<8></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<1></div><div>==</div><div>MEM B DQ<14></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<2></div><div>==</div><div>MEM B DQ<11></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<3></div><div>==</div><div>MEM B DQ<9></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<4></div><div>==</div><div>MEM B DQ<12></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<5></div><div>==</div><div>MEM B DQ<10></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<6></div><div>==</div><div>MEM B DQ<15></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<7></div><div>==</div><div>MEM B DQ<13></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<8></div><div>==</div><div>MEM B DQ<24></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<9></div><div>==</div><div>MEM B DQ<30></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<10></div><div>==</div><div>MEM B DQ<29></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<11></div><div>==</div><div>MEM B DQ<27></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<12></div><div>==</div><div>MEM B DQ<28></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<13></div><div>==</div><div>MEM B DQ<26></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<14></div><div>==</div><div>MEM B DQ<25></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<15></div><div>==</div><div>MEM B DQ<31></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<16></div><div>==</div><div>MEM B DQ<5></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<17></div><div>==</div><div>MEM B DQ<1></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<18></div><div>==</div><div>MEM B DQ<6></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<19></div><div>==</div><div>MEM B DQ<3></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<20></div><div>==</div><div>MEM B DQ<4></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<21></div><div>==</div><div>MEM B DQ<7></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<22></div><div>==</div><div>MEM B DQ<0></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<23></div><div>==</div><div>MEM B DQ<2></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<24></div><div>==</div><div>MEM B DQ<21></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<25></div><div>==</div><div>MEM B DQ<17></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<26></div><div>==</div><div>MEM B DQ<20></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<27></div><div>==</div><div>MEM B DQ<22></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<28></div><div>==</div><div>MEM B DQ<23></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<29></div><div>==</div><div>MEM B DQ<19></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<30></div><div>==</div><div>MEM B DQ<18></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<31></div><div>==</div><div>MEM B DQ<16></div><div>21</div></div><div><div>73 68 67 21 7</div><div>TRUE</div><div>MEM B DQ<32></div><div>==</div><div>MEM B DQ<32></div><div>7 21 67 68 73</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<33></div><div>==</div><div>MEM B DQ<40></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<34></div><div>==</div><div>MEM B DQ<45></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<35></div><div>==</div><div>MEM B DQ<43></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<36></div><div>==</div><div>MEM B DQ<46></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<37></div><div>==</div><div>MEM B DQ<42></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<38></div><div>==</div><div>MEM B DQ<47></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<39></div><div>==</div><div>MEM B DQ<41></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<40></div><div>==</div><div>MEM B DQ<60></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<41></div><div>==</div><div>MEM B DQ<56></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<42></div><div>==</div><div>MEM B DQ<63></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<43></div><div>==</div><div>MEM B DQ<61></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<44></div><div>==</div><div>MEM B DQ<62></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<45></div><div>==</div><div>MEM B DQ<58></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<46></div><div>==</div><div>MEM B DQ<59></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<47></div><div>==</div><div>MEM B DQ<57></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<48></div><div>==</div><div>MEM B DQ<38></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<49></div><div>==</div><div>MEM B DQ<37></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<50></div><div>==</div><div>MEM B DQ<32></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<51></div><div>==</div><div>MEM B DQ<33></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<52></div><div>==</div><div>MEM B DQ<35></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<53></div><div>==</div><div>MEM B DQ<36></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<54></div><div>==</div><div>MEM B DQ<34></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<55></div><div>==</div><div>MEM B DQ<39></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<56></div><div>==</div><div>MEM B DQ<51></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<57></div><div>==</div><div>MEM B DQ<53></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<58></div><div>==</div><div>MEM B DQ<48></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<59></div><div>==</div><div>MEM B DQ<55></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<60></div><div>==</div><div>MEM B DQ<50></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<61></div><div>==</div><div>MEM B DQ<49></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<62></div><div>==</div><div>MEM B DQ<54></div><div>21</div></div><div><div>73 68 7</div><div>TRUE</div><div>MEM B DQ<63></div><div>==</div><div>MEM B DQ<52></div><div>21</div></div></div></div><div><div><div><div>SYNC MASTER=J44</div><div>SYNC DATE=01/03/2013</div></div><div><div>Memory Bit/Byte Swizzle</div><div><div><div><div><div>Apple Inc.</div><div>Apple Inc.</div></div><div><div>THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED</div></div></div><div><div>DRAWING NUMBER</div><div>SIZE</div><div>REVISION</div><div>BRANCH</div><div>PAGE</div><div>SHEET</div></div><div><div><SCH_NUM></div><div>D</div><div><E4LABEL></div><div><BRANCH></div><div>103 OF 120</div><div>67 OF 78</div></div></div></div></div></div></div></div></div>							



USB 2 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
PCH_USB_RBIA5	*	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
USB_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB	*	=4X_DIELECTRIC	?	USB	TOP,BOTTOM	=6X_DIELECTRIC	?
USB_RBIA5	*	=6X_DIELECTRIC	?	USB_RBIA5	TOP,BOTTOM	=10X_DIELECTRIC	?

USB 3 Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
USB3_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
USB3_2SAME	*	=3X_DIELECTRIC	?	USB3_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
USB3_TXRX	*	=6X_DIELECTRIC	?	USB3_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
USB3_2OTHER	*	=4X_DIELECTRIC	?	USB3_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB3_*	*	*	USB3_2OTHER
USB3_*	=SAME	*	USB3_2SAME
USB3_TX	*_RX	*	USB3_TXRX
USB3_RX	*_TX	*	USB3_TXRX

System Clock Signal Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
CLK_25M_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
CLK_25M	*	=5x_DIELECTRIC	?

SATA Interface Constraints (Not Used)

PHYSICAL_RULE_SET	LAYER	ALLOW_ROUTE_ON_LAYER?	MINIMUM_LINE_WIDTH	MINIMUM_NECK_WIDTH	MAXIMUM_NECK_LENGTH	DIFFPAIR_PRIMARY_GAP	DIFFPAIR_NECK_GAP
SATA_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF
SATA_45SE	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE

SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE_SPACING	WEIGHT
SATA_2SAME	*	=3X_DIELECTRIC	?	SATA_2SAME	TOP,BOTTOM	=4x_DIELECTRIC	?
SATA_TXRX	*	=6X_DIELECTRIC	?	SATA_TXRX	TOP,BOTTOM	=10X_DIELECTRIC	?
SATA_2OTHER	*	=4X_DIELECTRIC	?	SATA_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SATA_*	*	*	SATA_2OTHER
SATA_*	=SAME	*	SATA_2SAME
SATA_TX	*_RX	*	SATA_TXRX
SATA_RX	*_TX	*	SATA_TXRX

USB Constraints

ELECTRICAL_CONST_SET	NET_TYPE		
	PHYSICAL	SPACING	
USB_BT	USB_85D	USB	USB_BT_P 14 29
USB_BT	USB_85D	USB	USB_BT_N 14 29
USB_BT	USB_85D	USB	USB_BT_CONN_P 29 63
USB_BT	USB_85D	USB	USB_BT_CONN_N 29 63
USB_EXT_A	USB_85D	USB	USB_EXT_A_P 14 33
USB_EXT_A	USB_85D	USB	USB_EXT_A_N 14 33
USB_EXT_A	DEFAULT	DEFAULT	SMC_DEBUGPRT_RX_L 33 36 37
USB_EXT_A	DEFAULT	DEFAULT	SMC_DEBUGPRT_TX_L 33 36 37
USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_P 33
USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_N 33
USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_F_P 33
USB_EXT_A	USB_85D	USB	USB2_EXT_A_MUXED_F_N 33
USB_EXT_A	USB_85D	USB	USB_LT1_P 68
USB_EXT_A	USB_85D	USB	USB_LT1_N 68
USB_EXT_B	USB_85D	USB	USB_EXT_B_P 14 63
USB_EXT_B	USB_85D	USB	USB_EXT_B_N 14 63
USB_TPAD	USB_85D	USB	USB_TPAD_P 14 34
USB_TPAD	USB_85D	USB	USB_TPAD_N 14 34
USB_TPAD	USB_85D	USB	USB_TPAD_R_P 34
USB_TPAD	USB_85D	USB	USB_TPAD_R_N 34
USB3_EXT_A_D2R	USB_85D	USB3_RX	USB3_EXT_A_D2R_P 14 33 68
USB3_EXT_A_D2R	USB_85D	USB3_RX	USB3_EXT_A_D2R_N 14 33 68
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_P 33
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_N 33 68
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_C_P 14 33 68
USB3_EXT_A_R2D	USB_85D	USB3_TX	USB3_EXT_A_R2D_C_N 14 33 68
USB3_EXT_B_D2R	USB_85D	USB3_RX	USB3_EXT_B_D2R_P 14 63 68
USB3_EXT_B_D2R	USB_85D	USB3_RX	USB3_EXT_B_D2R_N 14 63 68
USB3_EXT_B_R2D	USB_85D	USB3_TX	USB3_EXT_B_R2D_C_P 14 63 68
USB3_EXT_B_R2D	USB_85D	USB3_TX	USB3_EXT_B_R2D_C_N 14 63 68
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD_D2R_P 14 63 68
USB3_SD_D2R	USB3_85D	USB3_RX	USB3RPCIE_SD_D2R_N 14 63 68
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD_R2D_C_P 14 63
USB3_SD_R2D	USB3_85D	USB3_TX	USB3RPCIE_SD_R2D_C_N 14 63
USB_NC	USB_85D	USB	NC_USB_IRP 14 66
USB_NC	USB_85D	USB	NC_USB_IRN 14 66
USB_NC	USB_85D	USB	TP_USB_5P 14
USB_NC	USB_85D	USB	TP_USB_5N 14
USB_NC	USB_85D	USB	NC_USB_SDP 14 66
USB_NC	USB_85D	USB	NC_USB_SDN 14 66
USB_NC	USB_85D	USB	NC_USB_CAMERAP 14 66
USB_NC	USB_85D	USB	NC_USB_CAMERAN 14 66
PCH_USB_RBIA5	PCH_USB_RBIA5	USB_RBIA5	PCH_USB_RBIA5 14
SATA_85D	SATA_85D	SATA_RX	DUMMY_SATA_D2R_P
SATA_85D	SATA_85D	SATA_RX	DUMMY_SATA_D2R_N
SATA_85D	SATA_TX	SATA_TX	DUMMY_SATA_R2D_P
SATA_85D	SATA_TX	SATA_TX	DUMMY_SATA_R2D_N
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X1 17
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2 17
SYSCLK_CLK25M	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_X2_R 17
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_CAMERA 17 32
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKP 31 32
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP_R 32
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALP 32
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_XTALN 32
SYSCLK_CLK25M_CAM	CLK_25M_45S	CLK_25M	CLK25M_CAM_CLKN 31 32
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT 17 23
SYSCLK_CLK25M_TBT	CLK_25M_45S	CLK_25M	SYSCLK_CLK25M_TBT_R 23

Notes:
This is here to keep the SATA rules.

SYNC_MASTER=J44

SYNC_DATE=08/12/2013

USB Constraints

Apple Inc.

NOTICE OF PROPRIETARY PROPERTY:
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
IV ALL RIGHTS RESERVED

DRAWING_NUMBER<SCH_NUM>SIZEID

REVISION<E4LABEL>

BRANCH<BRANCH>

PAGE112 OF 120

SHEET71 OF 78

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MEM_40S	*	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=40_OHM_SE	=STANDARD	=STANDARD
MEM_72D	*	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF	=72_OHM_DIFF
MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
MEM_80D	*	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF	=80_OHM_DIFF
MEM_50S	*	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=50_OHM_SE	=STANDARD	=STANDARD
MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	*	=2x_DIELECTRIC	?
MEM_DQS2OWNDATA	*	=2x_DIELECTRIC	?
MEM_CMD2CMD	*	=2x_DIELECTRIC	?
MEM_CMD2CTL	*	=2x_DIELECTRIC	?
MEM_CTL2CTL	*	=2x_DIELECTRIC	?
MEM_CLK2CLK	*	=4x_DIELECTRIC	?
MEM_2OTHERMEM	*	=4x_DIELECTRIC	?
MEM_2PWR	*	=2x_DIELECTRIC	?
MEM_2GND	*	=2x_DIELECTRIC	?
MEM_2OTHER	*	=6x_DIELECTRIC	?
MEM_CMD2CMD_BM	*	=2x_DIELECTRIC	?
MEM_CMD2CTL_BM	*	=2x_DIELECTRIC	?
MEM_CTL2CTL_BM	*	=2x_DIELECTRIC	?
MEM_12MIL	*	0.305 MM	?

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MEM_DATA2SELF	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_DQS2OWNDATA	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CMD	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CMD2CTL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CTL2CTL	TOP,BOTTOM	=5x_DIELECTRIC	?
MEM_CLK2CLK	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2OTHERMEM	TOP,BOTTOM	=8x_DIELECTRIC	?
MEM_2PWR	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2GND	TOP,BOTTOM	=4x_DIELECTRIC	?
MEM_2OTHER	TOP,BOTTOM	=10x_DIELECTRIC	?
MEM_CMD2CMD_BM	TOP,BOTTOM	=3x_DIELECTRIC	?
MEM_CMD2CTL_BM	TOP,BOTTOM	=3x_DIELECTRIC	?
MEM_CTL2CTL_BM	TOP,BOTTOM	=3x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	*	*	MEM_2OTHER
MEM_*_DQS_*	*	*	MEM_2OTHER
MEM_CMD	*	*	MEM_2OTHER
MEM_CTL	*	*	MEM_2OTHER
MEM_CLK	*	*	MEM_2OTHER

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_*_DQBYTE_*	=SAME	*	MEM_DATA2SELF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CMD	MEM_CMD	*	MEM_CMD2CMD
MEM_CMD	MEM_CTL	*	MEM_CMD2CTL
MEM_CTL	MEM_CTL	*	MEM_CTL2CTL
MEM_CLK	MEM_CLK	*	MEM_CLK2CLK
MEM_*	MEM_*	*	MEM_2OTHERMEM
MEM_CMD	MEM_CMD	BGA_MEM	MEM_CMD2CMD_BM
MEM_CMD	MEM_CTL	BGA_MEM	MEM_CMD2CTL_BM
MEM_CTL	MEM_CTL	BGA_MEM	MEM_CTL2CTL_BM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_A_DQS_0	MEM_A_DQBYTE_0	*	MEM_DQS2OWNDATA
MEM_A_DQS_1	MEM_A_DQBYTE_1	*	MEM_DQS2OWNDATA
MEM_A_DQS_2	MEM_A_DQBYTE_2	*	MEM_DQS2OWNDATA
MEM_A_DQS_3	MEM_A_DQBYTE_3	*	MEM_DQS2OWNDATA
MEM_A_DQS_4	MEM_A_DQBYTE_4	*	MEM_DQS2OWNDATA
MEM_A_DQS_5	MEM_A_DQBYTE_5	*	MEM_DQS2OWNDATA
MEM_A_DQS_6	MEM_A_DQBYTE_6	*	MEM_DQS2OWNDATA
MEM_A_DQS_7	MEM_A_DQBYTE_7	*	MEM_DQS2OWNDATA
MEM_B_DQS_0	MEM_B_DQBYTE_0	*	MEM_DQS2OWNDATA
MEM_B_DQS_1	MEM_B_DQBYTE_1	*	MEM_DQS2OWNDATA
MEM_B_DQS_2	MEM_B_DQBYTE_2	*	MEM_DQS2OWNDATA
MEM_B_DQS_3	MEM_B_DQBYTE_3	*	MEM_DQS2OWNDATA
MEM_B_DQS_4	MEM_B_DQBYTE_4	*	MEM_DQS2OWNDATA
MEM_B_DQS_5	MEM_B_DQBYTE_5	*	MEM_DQS2OWNDATA
MEM_B_DQS_6	MEM_B_DQBYTE_6	*	MEM_DQS2OWNDATA
MEM_B_DQS_7	MEM_B_DQBYTE_7	*	MEM_DQS2OWNDATA

Haswell ULT Memory Down DDR3L 1x8 Length Matching

DDR3 Signal Group	Unit	Min Length	Max Length
CTLmax - CTLmin	mils	0	100
CTL to CLK	mils	CLK - 500	CLK + 500
CMDi to CMDj	mils	CMDj - 100	CMDj + 100
CMD to CLK	mils	CLK - 500	CLK + 500
(DQmax - DQmin) per byte	mils	0	250
(DQS - DQmax) per byte	mils	-100	150
DQS to DQS#	mils	-5	5
DQS to CLK (Rule 1)	mils	CLK - 6500	CLK + 500
Max(CLK-DQS) - Min(CLK-DQS)	mils	0	5500
CLK to CLK#	mils	-5	5

Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_PWR	MEM_*	*	MEM_2PWR
MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	MEM_*	*	MEM_2GND

Memory Net Properties

ELECTRICAL CONST SET	NET TYPE			
	PHYSICAL	SPACING		
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK_P<0>	7 20 22
MEM_A_CLK	MEM_72D	MEM_CLK	MEM_A_CLK_N<0>	7 20 22
MEM_A_CTL	MEM_40S	MEM_CTL	MEM_A_CKE<0>	7 20 22
MEM_A_CTL	MEM_40S	MEM_CTL	MEM_A_CS_L<0>	7 20 22
MEM_A_ODT0	MEM_40S	MEM_CTL	MEM_A_ODT<0>	20 22
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_A<15..0>	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_BA<2..0>	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_RAS_L	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_CAS_L	7 20 22 66
MEM_A_CMD	MEM_40S	MEM_CMD	MEM_A_WE_L	7 20 22 66
MEM_A_DQBYTE0	MEM_45S	MEM_A_DQBYTE_0	MEM_A_DQ<7..0>	7 67 68
MEM_A_DQBYTE1	MEM_45S	MEM_A_DQBYTE_1	MEM_A_DQ<15..8>	7 67 68
MEM_A_DQBYTE2	MEM_45S	MEM_A_DQBYTE_2	MEM_A_DQ<23..16>	7 67 68
MEM_A_DQBYTE3	MEM_45S	MEM_A_DQBYTE_3	MEM_A_DQ<31..24>	7 67 68
MEM_A_DQBYTE4	MEM_45S	MEM_A_DQBYTE_4	MEM_A_DQ<39..32>	7 20 67 68
MEM_A_DQBYTE5	MEM_45S	MEM_A_DQBYTE_5	MEM_A_DQ<47..40>	7 67 68
MEM_A_DQBYTE6	MEM_45S	MEM_A_DQBYTE_6	MEM_A_DQ<55..48>	7 67 68
MEM_A_DQBYTE7	MEM_45S	MEM_A_DQBYTE_7	MEM_A_DQ<63..56>	7 67 68
MEM_A_DQS0	MEM_80D	MEM_A_DQS_0	MEM_A_DQS_P<0>	7 67
MEM_A_DQS1	MEM_80D	MEM_A_DQS_0	MEM_A_DQS_N<0>	7 67
MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM_A_DQS_P<1>	7 67
MEM_A_DQS1	MEM_80D	MEM_A_DQS_1	MEM_A_DQS_N<1>	7 67
MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM_A_DQS_P<2>	7 67
MEM_A_DQS2	MEM_80D	MEM_A_DQS_2	MEM_A_DQS_N<2>	7 67
MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM_A_DQS_P<3>	7 67
MEM_A_DQS3	MEM_80D	MEM_A_DQS_3	MEM_A_DQS_N<3>	7 67
MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM_A_DQS_P<4>	7 67
MEM_A_DQS4	MEM_80D	MEM_A_DQS_4	MEM_A_DQS_N<4>	7 67
MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM_A_DQS_P<5>	7 67
MEM_A_DQS5	MEM_80D	MEM_A_DQS_5	MEM_A_DQS_N<5>	7 67
MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM_A_DQS_P<6>	7 20 67
MEM_A_DQS6	MEM_80D	MEM_A_DQS_6	MEM_A_DQS_N<6>	7 20 67
MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM_A_DQS_P<7>	7 67
MEM_A_DQS7	MEM_80D	MEM_A_DQS_7	MEM_A_DQS_N<7>	7 67
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK_P<0>	7 21 22
MEM_B_CLK	MEM_72D	MEM_CLK	MEM_B_CLK_N<0>	7 21 22
MEM_B_CTL	MEM_40S	MEM_CTL	MEM_B_CKE<0>	7 21 22
MEM_B_CTL	MEM_40S	MEM_CTL	MEM_B_CS_L<0>	7 21 22
MEM_B_ODT0	MEM_40S	MEM_CTL	MEM_B_ODT<0>	21 22
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_A<15..0>	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_BA<2..0>	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_RAS_L	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_CAS_L	7 21 22 66
MEM_B_CMD	MEM_40S	MEM_CMD	MEM_B_WE_L	7 21 22 66
MEM_B_DQBYTE0	MEM_45S	MEM_B_DQBYTE_0	MEM_B_DQ<7..0>	7 67 68
MEM_B_DQBYTE1	MEM_45S	MEM_B_DQBYTE_1	MEM_B_DQ<15..8>	7 67 68
MEM_B_DQBYTE2	MEM_45S	MEM_B_DQBYTE_2	MEM_B_DQ<23..16>	7 67 68
MEM_B_DQBYTE3	MEM_45S	MEM_B_DQBYTE_3	MEM_B_DQ<31..24>	7 67 68
MEM_B_DQBYTE4	MEM_45S	MEM_B_DQBYTE_4	MEM_B_DQ<39..32>	7 21 67 68
MEM_B_DQBYTE5	MEM_45S	MEM_B_DQBYTE_5	MEM_B_DQ<47..40>	7 67 68
MEM_B_DQBYTE6	MEM_45S	MEM_B_DQBYTE_6	MEM_B_DQ<55..48>	7 67 68
MEM_B_DQBYTE7	MEM_45S	MEM_B_DQBYTE_7	MEM_B_DQ<63..56>	7 67 68
MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM_B_DQS_P<0>	7 67
MEM_B_DQS0	MEM_80D	MEM_B_DQS_0	MEM_B_DQS_N<0>	7 67
MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM_B_DQS_P<1>	7 67
MEM_B_DQS1	MEM_80D	MEM_B_DQS_1	MEM_B_DQS_N<1>	7 67
MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM_B_DQS_P<2>	7 67
MEM_B_DQS2	MEM_80D	MEM_B_DQS_2	MEM_B_DQS_N<2>	7 67
MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM_B_DQS_P<3>	7 67
MEM_B_DQS3	MEM_80D	MEM_B_DQS_3	MEM_B_DQS_N<3>	7 67
MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM_B_DQS_P<4>	7 67
MEM_B_DQS4	MEM_80D	MEM_B_DQS_4	MEM_B_DQS_N<4>	7 67
MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM_B_DQS_P<5>	7 67
MEM_B_DQS5	MEM_80D	MEM_B_DQS_5	MEM_B_DQS_N<5>	7 67
MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM_B_DQS_P<6>	7 21 67
MEM_B_DQS6	MEM_80D	MEM_B_DQS_6	MEM_B_DQS_N<6>	7 21 67
MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM_B_DQS_P<7>	7 67
MEM_B_DQS7	MEM_80D	MEM_B_DQS_7	MEM_B_DQS_N<7>	7 67
		MEM_PWR	PP1V35_S3	17 19 20 21 22 41 55 65
		MEM_PWR	PP1V35_S3_CPUDDR	8 10 41 65
		MEM_PWR	PP0V675_S0_DDRVTT	22 55 65 68
		MEM_PWR	PPVTTDDR_S3	55 65 68
		MEM_12MIL	CPU_DIMMA_VREFDQ	7 19
		MEM_12MIL	CPU_DIMMA_VREFDQ_A_ISOL	19
		MEM_12MIL	CPU_DIMMB_VREFDQ	7 19
		MEM_12MIL	CPU_DIMMB_VREFDQ_B_ISOL	19
		MEM_12MIL	CPU_DIMM_VREFCA	7 19
		MEM_12MIL	CPU_DIMM_VREFCA_A_ISOL	19
		MEM_12MIL	CPU_DIMM_VREFCA_B_ISOL	19
		MEM_12MIL	PP0V675_S3_MEM_VREFDQ_A	19 20 65
		MEM_12MIL	PP0V675_S3_MEM_VREFDQ_B	19 21 65
		MEM_12MIL	PP0V675_S3_MEM_VREFCA_A	19 20 65
		MEM_12MIL	PP0V675_S3_MEM_VREFCA_B	19 21 65

SYNC MASTER=J44		SYNC DATE=01/03/2013	
PAGE TITLE			
Memory Constraints			
 Apple Inc.		DRAWING NUMBER	SIZE
		<SCH_NUM>	D
		REVISION	
		<E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY: THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE II NOT TO REPRODUCE OR COPY IT III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		BRANCH	
		<BRANCH>	
		PAGE	114 OF 120
		SHEET	73 OF 78

[illegible]

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

MIPI Interface Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
MIPI_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
MIPI_2OTHER	*	=4X_DIELECTRIC	?	MIPI_2OTHER	TOP,BOTTOM	=6X_DIELECTRIC	?
MIPI_2CLK	*	=6X_DIELECTRIC	?	MIPI_2CLK	TOP,BOTTOM	=8X_DIELECTRIC	?
MIPICLK_2OTHER	*	=7X_DIELECTRIC	?	MIPICLK_2OTHER	TOP,BOTTOM	=10X_DIELECTRIC	?

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MIPI_DATA	*	*	MIPI_2OTHER
MIPI_DATA	CLK_MIPI	*	MIPI_2CLK
CLK_MIPI	*	*	MIPICLK_2OTHER

Memory Bus Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
S2_MEM_45S	*	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=45_OHM_SE	=STANDARD	=STANDARD
S2_MEM_85D	*	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF	=85_OHM_DIFF

Spacing Rule Sets

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
S2_DATA2SELF	*	=2x_DIELECTRIC	?	S2_DATA2SELF	TOP, BOTTOM	=4x_DIELECTRIC	?
S2_DQS2OWNDATA	*	=2x_DIELECTRIC	?	S2_DQS2OWNDATA	TOP, BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CMD	*	=2x_DIELECTRIC	?	S2_CMD2CMD	TOP, BOTTOM	=4x_DIELECTRIC	?
S2_CMD2CTRL	*	=2x_DIELECTRIC	?	S2_CMD2CTRL	TOP, BOTTOM	=4x_DIELECTRIC	?
S2_CTRL2CTRL	*	=2x_DIELECTRIC	?	S2_CTRL2CTRL	TOP, BOTTOM	=4x_DIELECTRIC	?
S2_2OTHERMEM	*	=4x_DIELECTRIC	?	S2_2OTHERMEM	TOP, BOTTOM	=6x_DIELECTRIC	?
S2MEM_2PWR	*	=2x_DIELECTRIC	?	S2MEM_2PWR	TOP, BOTTOM	=4x_DIELECTRIC	?
S2MEM_2GND	*	=2x_DIELECTRIC	?	S2MEM_2GND	TOP, BOTTOM	=4x_DIELECTRIC	?
S2MEM_2OTHER	*	=6x_DIELECTRIC	?	S2MEM_2OTHER	TOP, BOTTOM	=10x_DIELECTRIC	?

Memory Bus Spacing Group Assignments

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DATA*	*	*	S2MEM_20OTHER
S2_MEM_DQS*	*	*	S2MEM_20OTHER
S2_MEM_CMD	*	*	S2MEM_20OTHER
S2_MEM_CTRL	*	*	S2MEM_20OTHER
S2_MEM_CLK	*	*	S2MEM_20OTHER
S2_MEM_DATA*	=SAME	*	S2_DATA2SELF
S2_MEM_CMD	S2_MEM_CMD	*	S2_CMD2CMD
S2_MEM_CMD	S2_MEM_CTRL	*	S2_CMD2CTRL
S2_MEM_CTRL	S2_MEM_CTRL	*	S2_CTRL2CTRL
S2_MEM *	S2_MEM *	*	S2_20THERMEM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_DQS1	S2_MEM_DATA1	*	S2_DQS2OWNDATA
S2_MEM_DQS0	S2_MEM_DATA0	*	S2_DQS2OWNDATA

Memory to Power Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to Power Spacing


NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
S2_MEM_PWR	S2_MEM_*	*	S2MEM_2PWR
S2_MEM_PWR	*	*	DEFAULT

Memory to GND Spacing

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
GND	S2_MEM_*	*	S2MEM_2GND

Camera Net Properties

ELECTRICAL CONST SET		NET TYPE		
		PHYSICAL	SPACING	
□	S2_MFM_CLK	S2_MFM_85D	S2_MFM_CLK	MEM_CAM_CLK_P31 32
□	S2_MFM_CLK	S2_MFM_85D	S2_MFM_CLK	MEM_CAM_CLK_N31 32
□	S2_MFM_CKE	S2_MFM_45S	S2_MFM_CTRJ	MEM_CAM_CKE31 32
□	S2_MFM_CS	S2_MFM_45S	S2_MFM_CTRJ	MEM_CAM_CS_L31 32
		S2_MFM_45S	S2_MFM_CTRJ	MEM_CAM_ODT32
□	S2_MFM_CMD	S2_MFM_45S	S2_MFM_CTRJ	MEM_CAM_CAS_L31 32
□	S2_MFM_CMD	S2_MFM_45S	S2_MFM_CTRJ	MEM_CAM_RAS_L31 32
□	S2_MFM_CMD	S2_MFM_45S	S2_MFM_CMD	MEM_CAM_WE_L31 32
□	S2_MFM_CMD	S2_MFM_45S	S2_MFM_CMD	MEM_CAM_BA<0>31 32
□	S2_MFM_CMD	S2_MFM_45S	S2_MFM_CMD	MEM_CAM_BA<1>31 32
□	S2_MFM_CMD	S2_MFM_45S	S2_MFM_CMD	MEM_CAM_BA<2>31 32
□	S2_MFM_DQS0	S2_MFM_85D	S2_MFM_DQS0	MEM_CAM_DOS_P<0>31 32
□	S2_MFM_DQS0	S2_MFM_85D	S2_MFM_DQS0	MEM_CAM_DOS_N<0>31 32
□	S2_MFM_DQS1	S2_MFM_85D	S2_MFM_DQS1	MEM_CAM_DOS_P<1>31 32
□	S2_MFM_DQS1	S2_MFM_85D	S2_MFM_DQS1	MEM_CAM_DOS_N<1>31 32
□	S2_MFM_DATA_0	S2_MFM_45S	S2_MFM_DATA0	MEM_CAM_DM<0>31 32
□	S2_MFM_DATA_1	S2_MFM_45S	S2_MFM_DATA1	MEM_CAM_DM<1>31 32
□	S2_MFM_A	S2_MFM_45S	S2_MFM_CMD	MEM_CAM_A<14..0>31 32
□	S2_MFM_DATA_0	S2_MFM_45S	S2_MFM_DATA0	MEM_CAM_DO<7..0>31 32
□	S2_MFM_DATA_1	S2_MFM_45S	S2_MFM_DATA1	MEM_CAM_DO<15..8>31 32
□	MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_P31 32 6
□	MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_N31 32 6
□	MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_P32 68
□	MIPI_DATA_S2	MIPI_85D	MIPI_DATA	MIPI_DATA_CONN_N32 68
□	MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_P31 32 6
□	MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_N31 32 6
□	MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_P32 68
□	MIPI_CLK_S2	MIPI_85D	CLK_MIPI	MIPI_CLK_CONN_N32 68
□			S2_MFM_PWR	PP1V35_CAM31 32
□			S2_MFM_PWR	PP0V675_CAM_VREF31 32
□			S2_MFM_PWR	PP0V675_MEM_CAM_VREFCA32
□			S2_MFM_PWR	PP0V675_MEM_CAM_VREFDO32
□	HI32			

SYNCH MASTER=J44		SYNCH DATE=08/12/2013	
PAGE TITLE			
Camera Constraints			
 Apple Inc.		DRAWING NUMBER <SCH NUM>	
		REVISION <E4LABEL>	
NOTICE OF PROPRIETARY PROPERTY:		BRANCH	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE INC. THE POSSESSOR AGREES TO THE FOLLOWING: I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE IT NOT TO REPRODUCE OR COPY IT IIT NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART IV ALL RIGHTS RESERVED		<BRANCH> PAGE 116 OF 120 SHEET 75 OF 78	

D

D

C

C

B

B

A

A

8	7	6	5	4	3	2	1
---	---	---	---	---	---	---	---

