

Unit - IV code generation

Issues in design of code generator:-

1. Input to the code generator
2. Target programs
3. Memory management
4. Instruction selection
5. Register allocation
6. Choice of execution order
7. Algorithms to code generation

Input to the code generator:-

* Here the input is intermediate code. The intermediate code is may be in any form & such as tree address code, quadruples, postfix notation or etc. It may be represented using graphical representation such as syntax tree or PDA.

* The front end of compiler necessary type checking and type conversion needs to be done.

* The code generation phase requires the complete source file intermediate code has input.

Target programs:-

* Typically, the target code comes in three forms such as absolute machine language, relocatable machine language and conservatively language. The advantage of producing target code in absolute machine form is that it can be placed directly at fixed memory location and then can be executed immediately.

* The benefit of such target code is that small programs can be quickly compiled.

* eg: MTEIV and T/E are the compilers if produce the absolute code as output.

* The advantage of producing assembly code has output makes the code generation process easier.

* If the target code cannot handle the relocation automatically then the compiler must provide explicit relocation information to the loader. In order to link the separately compiled subroutines segments.

Memory management:-

* Both the front end and code generator performs the task of mapping the name in the source program to address the data object in runtime memory.

* The type in the declaration, statement in the amount of storage (memory) needed to store the declared identifiers.

* eg: For incidence of a reference 'goto 5' is encountered in those address code then in appropriate jump instruction can be generated by computing the memory address for label 5.

Instruction selection:-

* Instruction fetch for the code generator, the selection of instruction depends upon the instruction set of target machine.

* Two important factors for instruction selection are

1. The speed of instruction.
2. Machine idiom.

* For each type of three address code, the code selection can be possible which ultimately gives the target code for the corresponding code construct.

* eg: $X = a + b = r$. For a, b, r load a to register;

MOV B, R1
ADD R1, R2
STORE R1, R2

ADD R0, R0 (Addition of R0 to R0)

MOV R0, X (moves the contents of register R0 to X)

* In the above example the code generated here by the assembler will be more efficient than the code generated by the assembler because the redundancy is achieved by the assembler and the code generated by the assembler is more efficient than the code generated by the assembler.

* eg: $X = Y + Z$
 $a = X + 1$

* The code for above statement can be generated as follows:

MOV Y, R0
ADD Z, R0
MOV R0, X
MOV X, R0
ADD T, R0
MOV R0, a

* In this code is a poor code because MOV R0, a is not used and statement MOV R0, a is redundant hence the efficient code can be:

* The quality of generated code is decided by the speed and size of the code by the assembler.

These address code into register code reads to convert code but it can generate unacceptable non efficient target code.

Register allocation:-

* There are two important attributes of the code, the size of the code and the number of registers used.

1. Register allocation - finding register allocation that appropriate set of variables that will result in register assignment. finding registers

Assignment picks up the specific registers in which corresponding variables will be stored. The main problem is that of registers to variable is difficult.

* eg: 15M systems, integer multiplication, requires registers.

* Consider, the three address code $t1 = a + b$

$t1 = t1 * c$

$t1 = t1 / d$

The efficient machine code will be

MOV a, R0
ADD b, R0
MUL c, R0
DIV d, R0
MOV R0, t1

These are evaluation orders:

* Some codes require less number of registers than the intermediate result than the others.

* Finding up the best order is one of the difficulties in code generation. We can avoid this problem by reserving the codes in which the three address code is generated by automatic action.

Approximation to code generation:-

* Various algorithms are used to produce the correct code.

DRR (Directed Acyclic Graph):-

* DRR is (Directed Acyclic Graph), DRR is used to apply transformation Φ on the basic block.

Application of DRR:-

1. Determining the common sub-expression

(Expression computed more than once) determining which values are used inside the block and computed outside the block

3. Determining which statements of the block could have their computed value outside the block.

4. simplifying the IR Φ quadratics by eliminating the common sub-expression and not performing the assignment of the form $X = Y$ unless and until it is a unit

1. Construct the DRR for the following block:

non
hom

$$a := b * c$$

$$b := b$$

$$e := d * c$$


$$b := e$$

$$f := b + c$$

$$g := b + d$$

solution:-


step 1:



step 2:




step 3:




step 4:



step 5:



step 6:-



code generator:-

Generate the code for the following statements for target machine.

$$D \quad x := x + 1$$

solution:-

$$\text{Given: } x := x + 1$$

$$t1 := x + 1$$

$$x := t1$$

The code will be,

MOV X, P0
ADD #1, P0
STOR R0, X.

$$2. D \quad x := a + b + c$$

solution:-

$$\text{Given: } x := a + b + c$$

$$t1 := b + c$$

$$t2 := a + t1$$

$$x := t2$$

The code will be,

MOV b, R0
ADD c, R0
ADD a, R0
STOR R0, X.

3. 1) $a := b + c$
 $d := a + c$

solution:-

Given:- $a := b + c$
 $d := a + c$

$t_1 := b + c$
 $a := t_1$
 $t_2 := a + c$
 $d := t_2$

The code will be, $\text{M} \text{ or } b, R_0$

$\text{APP } C, R_0$
 $\text{MOV } R_0, A$
 $\text{MOV } A, R_0$
 $\text{APP } E, R_0$
 $\text{MOV } R_0, d$

$\text{MOV } R_0, a$ and $\text{MOV } a, R_0$ the instructions will be redundant
 also the final code is,

$\text{MOV } b, R_0$
 $\text{APP } C, R_0$
 $\text{APP } E, R_0$
 $\text{MOV } R_0, d$

2) $x := a / (b - c) - d * (e + f)$

solution:-

Given:- $x := a / (b - c) - d * (e + f)$

The code will be,

$t_1 := b - c$
 $t_2 := a / t_1$
 $t_3 := t_2 - d$
 $t_4 := e + f$
 $t_5 := t_3 * t_4$
 $x := t_5$

$\text{MOV } b, R_0$
 $\text{SUB } C, R_0$
 $\text{MOV } a, R_1$
 $\text{DIV } R_0, R_1$
 $\text{SUB } d, R_1$
 $\text{MOV } e, R_2$
 $\text{ADD } E, R_2$
 $\text{MUL } R_1, R_2$
 $\text{MOV } R_2, x$

v) $W := (A + B) + (A + C) + (A + C)$

solution:-

Given:-

$W := (A + B) + (A + C) + (A + C)$

$t_1 := A + B$
 $t_2 := A + C$
 $t_3 := t_1 + t_2$


Backpatching:-

i. $A < B$ OR $C < D$ AND $P < Q$ and show annotated reverse tree

solution:-

100: if $A < B$ goto —
 101: goto —
 102: if $C < D$ goto —
 103: goto —
 104: if $P < Q$ goto —
 105: goto —

$\text{AND } B, A$
 $\text{AND } D, C$
 $\text{AND } Q, P$



$E \text{ TRUE} = 1102$
 $E \text{ TRUE} = 1104$
 $E \text{ TRUE} = 1103$
 $E \text{ TRUE} = 1103$

$A < B$ $C < D$ $P < Q$

backpatching functions