

LAB 2 → Design and Implement Half Adder, Full Adder, Half Subtractor, Full Subtractor using basic gates and Implement the same in HDL.

classmate

Date 24/9/2020  
Page

## Adder

An adder is a combinational logic circuit in electronics that implements addition of numbers.

Adders are classified into 2 types:

1 > half adder

2 > full adder.

Half Adder: Adds two single binary digits A and B. It has 2 outputs, sum (S) and carry (C).

The carry signal represents an overflow into the next digit of multi-digit addition.

Truth - Table:

Inputs		Outputs	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



K-MAP: sum

A \ B	0	1
0	0	1
1	1	0

A \ B	0	1
0	0	0
1	1	1

$$\text{sum} = AB' + A'B = A \oplus B$$



$$\text{carry} = AB$$



Circuit Diagram for Sum

Circuit Diagram for Carry

## Half Adder Implementation using AND - XOR



Full Adder: Adds binary numbers and accounts for values carried in as well as out.

Difference between half-adder and a full adder is that the full-adder has 3 inputs and 2 outputs.

A 1-bit full adder adds three one-bit numbers, often written as  $A$ ,  $B$  and  $C_{in}$ . It has 2 outputs, sum ( $S$ ) and carry ( $C$ ).

Truth-Table.

Inputs			Outputs	
$A$	$B$	$C_{in}$	Carry	Sum
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

K-MAP for full Adder

$B \backslash A$	0	1
00		4
01	1	5 ①
11	3 ①	7 ①
10	2	6 ①

$B \backslash A$	0	1
00		4 ①
01	1 ①	5
11	3	7 ①
10	2 ①	6

$$\text{Carry} = AB + \bar{A}BC_{in} + A\bar{B}C_{in}$$

$$\text{Sum} = A \oplus B \oplus C_{in}$$

$$= AB + C_{in}(\bar{A}B + A\bar{B})$$

$$= AB + C_{in}(A \oplus B)$$

$$= \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}C_{in} + AB\bar{C}_{in}$$

$$= \bar{A}(\bar{B}C_{in} + B\bar{C}_{in}) + A(\bar{B}C_{in} + BC_{in})$$

$$= A \oplus B \oplus C_{in}$$

### Subtractor

A subtractor is a digital logic circuit in electronics that implements subtraction of numbers.

Subtractors are classified into 2 types:

1> half subtractor

2> full subtractor

**Half Subtractor:** The half subtractor subtracts 2 single binary digits A and B.

It has 2 outputs, Difference (D) and Borrow (B).

The borrow signal represents an overflow into the next digit of a multi-digit subtraction.

Truth - Table.

Inputs

Outputs

A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

K-MAP:

Difference

	A	0	1
B	0	0	1
	1	1	0

Borrow


	A	0	1
B	0	0	0
	1	1	0

$$B = \bar{A}B$$

$$\text{Diff} = AB' + A'B = A \oplus B$$




## Circuit Diagram using Basic Gate:



Sum

## Circuit Diagram using EX-OR



Full Subtractor: subtracts binary numbers and accounts for values borrowed in as well as out.

Difference between half-subtractor and a full-subtractor is that the full-subtractor has 3 inputs and 2 outputs.

A one-bit full Subtractor subtracts three one-bit numbers, often written as A, B and  $C_{in}$ .

It has 2 output Difference (D) and Borrow (B).

## Truth Table

Inputs			Outputs	
A	B	$C_{in}$	Borrow	Difference
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	1	0
1	0	0	0	1
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

## K-MAP

Difference

BC <sub>in</sub>	A	
	0	1
00	0	4 ①
01	1 ①	5
11	3	7 ①
10	2 ①	6

Borrow

BC <sub>in</sub>	A	
	0	1
00	0	4
01	1 ①	5
11	3 ①	7 ①
10	2 ①	6

$$\text{Diff} = A \oplus B \oplus C_{in}$$

$$B_M = \bar{A}B + \bar{A}\bar{B}C_{in} + ABC_{in}$$

$$= \bar{A}B + C_{in}(\bar{A}\bar{B} + AB)$$

$$= \bar{A}B + C_{in}(A \oplus B)$$

## VHDL

→ A hardware description language allows a digital system to be designed debugged at a higher-level before implementation at the gate level.

→ The two most popular hardware description languages are VHDL and Verilog.

## VHDL

ADE based

More powerful

Difficult to learn

## Verilog

C-based

Less

Easy

VHDL → can describe digital systems at several different levels - Behavioral level

Dataflow level

Structural level

Behavioral level: In terms of its function of adding two binary numbers without giving any implementation details.

Dataflow level - by giving the logic equations.

Structural level - by specifying the inter-connections of gates which makeup the adder.

Xilinx ISE (Integrated Synthesis Environment)

→ Is a software tool produced by Xilinx for synthesis and analysis of HDL designs, enabling the developer to synthesize ("compile") their designs, perform timing analysis, simulate a design's reaction to different stimuli and configure the target device with the programmer.