


Design and implement a mod- $n$  ( $n \leq 8$ ) synchronous up counter using J-K Flip-flop ICs and demonstrate its working.

Synchronous counter: in contrast to an asynchronous counter, is one whose output bits change state simultaneously, with no ripple. The only way we can build such a counter circuit from J-K Flip-flops is to connect all the clock inputs together, so that each and every flip-flop receives the exact same clock pulse at the exact same time:



How to design synchronous counter

For synchronous counters, all the flip-flops are using the same clock signal. Thus, the output would change synchronously.

Procedure to design synchronous counter are as follows:-

STEP 1: Obtain the State Diagram.

STEP 2: Obtain the excitation Table using state transition table for any particular FF (JK or D). Determine number of FF used.

STEP 3: Obtain and simplify the function of each FF input using K-Map.

STEP 4: Draw the circuit.

COUNT TABLE - mod-5

| CLK | $Q_2$ | $Q_1$ | $Q_0$ |
|-----|-------|-------|-------|
| 0   | 0     | 0     | 0     |
| 1   | 0     | 0     | 1     |
| 2   | 0     | 1     | 0     |
| 3   | 0     | 1     | 1     |
| 4   | 1     | 0     | 0     |
| 5   | 0     | 0     | 0     |

TRUTH - TABLE of JK FF

| J | K | CLK        | $Q$                        |
|---|---|------------|----------------------------|
| 0 | 0 | $\uparrow$ | $Q_0$ (no change)          |
| 1 | 0 | $\uparrow$ | 1                          |
| 0 | 1 | $\uparrow$ | 0                          |
| 1 | 1 | $\uparrow$ | $\overline{Q_0}$ (toggles) |

FF Excitation Table

→ The table, which lists the required input for a given change of state, is called as



## Truth - Table :

| CLK | J | K | $Q_{n+1}$   |          |
|-----|---|---|-------------|----------|
| 0   | X | X | $Q_n$       | } memory |
| 1   | 0 | 0 | $Q_n$       |          |
| 1   | 0 | 1 | 0           |          |
| 1   | 1 | 0 | 1           |          |
| 1   | 1 | 1 | $\bar{Q}_n$ | (toggle) |

## Characteristic Table :

| $Q_n$ | J | K | $Q_{n+1}$ |
|-------|---|---|-----------|
| 0     | 0 | 0 | 0         |
| 0     | 0 | 1 | 0         |
| 0     | 1 | 0 | 1         |
| 0     | 1 | 1 | 1         |
| 1     | 0 | 0 | 1         |
| 1     | 0 | 1 | 0         |
| 1     | 1 | 0 | 1         |
| 1     | 1 | 1 | 0         |

## Excitation Table :

| $Q_n$ | $Q_{n+1}$ | J | K |
|-------|-----------|---|---|
| 0     | 0         | 0 | X |
| 0     | 1         | 1 | X |
| 1     | 0         | X | 1 |
| 1     | 1         | X | 0 |

# State Table for MOD-5 Counter

→ The table, which represents the relationship between present state and the next state, is called a state table.

Excitation table is defined for a flip-flop where as state table is defined for a counter.

| Present State |       |       | Next State |       |       | Excitation Table |   |            |   |            |   |
|---------------|-------|-------|------------|-------|-------|------------------|---|------------|---|------------|---|
| $Q_2$         | $Q_1$ | $Q_0$ | $Q_2$      | $Q_1$ | $Q_0$ | $J_2, K_2$       |   | $J_1, K_1$ |   | $J_0, K_0$ |   |
| 0             | 0     | 0     | 0          | 0     | 1     | 0                | X | 0          | X | 1          | X |
| 0             | 0     | 1     | 0          | 1     | 0     | 0                | X | 1          | X | X          | 1 |
| 0             | 1     | 0     | 0          | 1     | 1     | 0                | X | X          | 0 | 1          | X |
| 0             | 1     | 1     | 1          | 0     | 0     | 1                | X | X          | 1 | X          | 1 |
| 1             | 0     | 0     | 0          | 0     | 0     | X                | 1 | 0          | X | 0          | X |
| 1             | 0     | 1     | X          | X     | X     | X                | X | X          | X | X          | X |
| 1             | 1     | 0     | X          | X     | X     | X                | X | X          | X | X          | X |
| 1             | 1     | 1     | X          | X     | X     | X                | X | X          | X | X          | X |

## K-map mod 5

| $Q_1, Q_0$ | $Q_2$ 0 | $Q_2$ 1 |
|------------|---------|---------|
| 00         | 0       | X       |
| 01         | 0       | X       |
| 11         | 1       | X       |
| 00         | 0       | X       |

| $Q_1, Q_0$ | $Q_2$ 0 | $Q_2$ 1 |
|------------|---------|---------|
| 00         | X       | 1       |
| 01         | X       | X       |
| 11         | X       | X       |
| 00         | X       | X       |

| $Q_1, Q_0$ | $Q_2$ 0 | $Q_2$ 1 |
|------------|---------|---------|
| 00         | 0       | 0       |
| 01         | 1       | X       |
| 11         | X       | X       |
| 00         | X       | X       |

$$\bar{J}_2 = Q_1, Q_0$$

$$K_2 = 1$$

$$J_1 = Q_0$$



$$Q_2 \begin{matrix} 0 & 1 \end{matrix}$$

$$\begin{matrix} Q_1, Q_0 \\ 00 \\ 01 \\ 11 \\ 10 \end{matrix}$$

|   |   |
|---|---|
| X | X |
| X | X |
| 1 | X |
| 0 | X |

$$Q_2 \begin{matrix} 0 & 1 \end{matrix}$$

$$\begin{matrix} Q_1, Q_0 \\ 00 \\ 01 \\ 11 \\ 10 \end{matrix}$$

|   |   |
|---|---|
| 1 | 0 |
| X | X |
| X | X |
| 1 | X |

$$Q_2 \begin{matrix} 0 & 1 \end{matrix}$$

$$\begin{matrix} Q_1, Q_0 \\ 00 \\ 01 \\ 11 \\ 10 \end{matrix}$$

|   |   |
|---|---|
| X | X |
| 1 | X |
| 1 | X |
| X | X |

$$K_1 = Q_0$$

$$J_0 = \bar{Q}_2$$

$$K_0 = 1$$

$$\bar{K}_0 = 0$$

$$K_1 = \bar{Q}_0$$

Mod - 6 up counter

Components required: IC 7476, IC 7408, patch cords, trainer kit.

Notes and observation:

Each 7476 IC has 2 J-K - flops (FFs). Since we are dealing with 3-bit counters, 3 FFs are needed. So 2 7476 IC's are used.


J and K inputs of FFs can be connected to logic '1' to operate the FF's in toggle mode.

When  $PRE = '1'$ ,  $CLR = '0'$ , counter is cleared  
 $Q_0 = Q_1 = Q_2 = 0$ .


When  $PRE = '0'$ ,  $CLR = '1'$ , counter is preset  
 $Q_0 = Q_1 = Q_2 = 1$ .

Keep  $PRE = '1'$ ,  $CLR = '1'$ , for normal count mode.

Pin details : IC 74109 (IC 7476)



Logic circuit for mod-5 counter



$P_{in}$

Next state

Excitation Table

| $Q_2$ | $Q_1$ | $Q_0$ | $Q_2$ | $Q_1$ | $Q_0$ | $J_2$ | $K_2$ | $J_1$ | $K_1$ | $J_0$ | $K_0$ |
|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| 0     | 0     | 0     | 0     | 0     | 1     | 0     | 0     | 0     | 0     | 1     | 1     |
| 0     | 0     | 1     | 0     | 1     | 0     | 0     | 0     | 1     | 1     | 1     | 1     |
| 0     | 1     | 0     | 0     | 1     | 1     | 0     | 0     | 0     | 0     | 1     | 1     |
| 0     | 1     | 1     | 1     | 0     | 0     | 1     | 1     | 1     | 1     | 1     | 1     |
| 1     | 0     | 0     | 1     | 0     | 1     | 0     | 0     | 0     | 0     | 1     | 1     |
| 1     | 0     | 1     | 1     | 1     | 0     | 0     | 0     | 1     | 1     | 1     | 1     |
| 1     | 1     | 0     | 1     | 1     | 1     | 0     | 0     | 0     | 0     | 1     | 1     |
| 1     | 1     | 1     | 0     | 0     | 0     | 1     | 1     | 1     | 1     | 1     | 1     |

| $Q_2$      | 0 | 1 |
|------------|---|---|
| $Q_1, Q_0$ |   |   |
| 00         | 0 | 0 |
| 01         | 0 | 0 |
| 11         | 1 | 1 |
| 10         | 0 | 0 |

$$J_2 = Q_1 Q_0$$

| $Q_2$      | 0 | 1 |
|------------|---|---|
| $Q_1, Q_0$ |   |   |
| 00         | 0 | 0 |
| 01         | 0 | 0 |
| 11         | 1 | 1 |
| 10         | 0 | 0 |

$$K_2 = Q_1 Q_0$$

$$\overline{K}_2 = \overline{Q_1 Q_0}$$

| $Q_2$      | 0 | 1 |
|------------|---|---|
| $Q_1, Q_0$ |   |   |
| 00         | 0 | 0 |
| 01         | 1 | 1 |
| 11         | 1 | 1 |
| 10         | 0 | 0 |

$$J_1 = Q_0$$

| $Q_2$      | 0 | 1 |
|------------|---|---|
| $Q_1, Q_0$ |   |   |
| 00         | 0 | 0 |
| 01         | 1 | 1 |
| 11         | 1 | 1 |
| 10         | 0 | 0 |

$$K_1 = Q_0$$

$$\overline{K}_1 = \overline{Q_0}$$

| $Q_2$      | 0 | 1 |
|------------|---|---|
| $Q_1, Q_0$ |   |   |
| 00         | 1 | 1 |
| 01         | 1 | 1 |
| 11         | 1 | 1 |
| 10         | 1 | 1 |

$$J_0 = 1$$

| $Q_2$      | 0 | 1 |
|------------|---|---|
| $Q_1, Q_0$ |   |   |
| 00         | 1 | 1 |
| 01         | 1 | 1 |
| 11         | 1 | 1 |
| 10         | 1 | 1 |


$$K_0 = 1$$

$$\overline{K}_0 = 0$$



# Logic circuit for mod - 8 counter

Reset



CLR

| Q <sub>2</sub> | Q <sub>1</sub> | Q <sub>0</sub> | Count |
|----------------|----------------|----------------|-------|
| 0              | 0              | 0              | 00    |
| 0              | 0              | 1              | 01    |
| 0              | 1              | 0              | 10    |
| 0              | 1              | 1              | 11    |
| 1              | 0              | 0              | 100   |
| 1              | 0              | 1              | 101   |
| 1              | 1              | 0              | 110   |
| 1              | 1              | 1              | 111   |

| Q <sub>2</sub> | Q <sub>1</sub> | Q <sub>0</sub> | Count |
|----------------|----------------|----------------|-------|
| 0              | 0              | 0              | 00    |
| 0              | 0              | 1              | 01    |
| 0              | 1              | 0              | 10    |
| 0              | 1              | 1              | 11    |
| 1              | 0              | 0              | 100   |
| 1              | 0              | 1              | 101   |
| 1              | 1              | 0              | 110   |
| 1              | 1              | 1              | 111   |