


Realize a J-K Master, slave Trip- Hop using NANO gate and verify its Muth-table and implement the same in HOL. A flip flop is an electronic circuit with two stable Statusthat law be used to store biraly data. Hippops and butcher are fundamental building blocks of digital electronics systems und in computer, communications, and many other types of systems. The people and latches are used as data storage elements J-K- Fup pop. - Is the most widely and flip - flop. It is considered to be universal pip-flop wheait. The signerulal operation of Mu J-K Flip Flop is the same as for R.S flip-pop with the same SET and RESET input. - The JK Flip flop name has been Rept on the inventor name of the whent known as Tack Kilby. JK Me Flip Flop. OQ K a






for a long period of time, there & output will roung as long as . UK: his high, which: makes the osuput of the flip flop unstable or uncertain This problem is walled have abound woudihou in 5-K- jup flog. This purpum (Race Account loudith ou) was be avoided by usuring that the Mock input it at logic "I " only for a my short sime. This induduced the lought of Master slave J.K. Hip flop. Raing is uncontrolled phenomenal whereas toggling is westfold phenomenal. It does the junction as J-K Flip Flop with difference that Master Master slave units are pulse friggered our neither than edge trigged ones. The Master Slave Ix riptiop romints of flip flops's one a master and other slave. The Mock input is given to the master and the MOUR is given to the slave such that when the clock is high muster is brabbed and the slave is disabled and the output of the maskey is at skeady When you look goes low the clock is high and the master is disabled while slave is enabled now the output of master mades fue slave output there by overwoning one row around problem. A JK Flip-grop is positive edge triggered, where as some is nigative edge trigged Therefore master girst supposed to Jana & inputs and then slave. I J=D and K=1, maskey elesits on arrival by positive lock edge. High subject of the mostrer duives the K input of the Slave for the training edge





Af the work pulse the stone is forced to here thangs the state on toggets on the avoiral of the politice slock and the slave toggets on the negative what master class.


Marten - Slave J-K Hipfop



Mastey - Slave JK Flip - Flop









J - K -	Flip	•	flop	Truth -	Table

.UF		K	B	Q	Stali	-
1	0	0	0,	Q I	No Mana	-
1	0	11		1	No Mange Rule a to o	
1	1	0	1	0	Sets & to 1	
1	1	1	-	-	Togglus.	

VHDL Code for Masker Slave Flip- grop.

Part (clr, rest, clk, j, k: in Std-logic;

9. inout std-logic: = 'o';

end tt;

architecture petranional of the is

bigin

proces (dr. ret, ely)

bigin

if hising edge (ulk) there

if j='1' and k=',' there qn == norgo.


the if j='0' and p='0' there qn == qn

else qn <= j;

end if;

end if

if falling edge (clk) then





101	inter using decade country IC to court up from D n (n = 9) and dimonstrate on 7 - lignen
0	$D = \{1, 2, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3, 3,$
disp	ay 1 ming I(-7447).
	a de la serie de la financia del financia de la financia del financia de la finan
A	A deade wurten is a binary wurten that
delle	Ayndrionous counter is a dounter in which the
المال.	p lignal is winested to the lock show of only
1121	+ trage hip flop. The work input of the survice
Ita	as the from is riggiled by the output in the first
sta	ge frip- grop and so-ou.
1:	This introduces an inherent propagation dela
TIM.	Menough a prip-prop. A transition of input about
Jan	never occur exectly at the sand-none. Therefore
du	two hip hops are never simulationing beingger
W	vich rusults in asynchronous lounten operation
	The 741590, is 4 - bit supple type Decade down
21	somitte of a master / Slave lie - flots.
8	A gated AND asymphonous Master Reset (MR, ME provided by all country which overious and
Ü	provided by all country which orderious and
il	ocks and relits culass) all the flip props. A gation
AI	D asynchronous Master Set (MSI MS2) is priorical
_ou	1590 which oriented the clocks and the MR inputs and sets for outputs to nine (HLLH)
	ayum aus per originas so rura ()

						Clas Date Page
	3 (1		Logic o	Viagram	De Decade	sounter
1						
1	Total and many					
	L.		1		14	- ax
1	0.01	MFI	2		13	— NC
+	- T	1	3	0.0	12	-80
+		ıc	4	Ic	12 -	93
-	V		5	7490	Jo -	- GND
		MSI	C		. 9	- 01
	-	- Notes	1		8 -	— g ₂
400	14 (11 (2) (1)	Ms2	- 45	N 183		3
-				V V V		The state of the s
				11 11	- v. 1	The state of
			- 1	10 - 110 11	14.14.14Y	Marine like
			0	eatter on	Jahr.	4
		111	Pu	redure	Contract	of the state of
- 41	لايل					
74.1	sequeno i					2d , the due
	teerninal output &	euni,	1R1	and MR2	ate.	ut the gr



1													
			Mou			Outpu	b						
			pulsi										
				1	Ry	8,2	8,1	0,0					
			0		0	0	0	0	7,04				
			1		0	0	0	1					
	į.	la la	2		0	0	1	0	1				
-			3	Land.	10	0	1	1		1			
			4	F	0	1	0	0			101		
			5		0	1	0	1					
			6)	0_	1	1	0					
			- 1	Artella	7.5		14 1	143			555		
	U.S B	11 8	Logi	12	diagr B	au	D	MOD -	7 /		aut	zuti	
15V	1 CLX	11 8	9	12	diagr B	aul			Clock			zuts	B.o.
-	2 CLX	93 02	9	12	diagr B	am	7 V2A		c (ock		aut	211/13	B, c
-	1 CLX	93 02	9	12	diagr B	am	7 V2A		C Cock		aut	2 uts	8.0
	1 CLX 5 GND	93 02	9	12	diagr B		7 V2A		c (ock	Q ₃	auti	Q,	B.
	1 CLX 5 I4 GND	03 02 4E1 HE 2	9 81 7469	12 80 D			7 V2A	508	0 1	Q ₃	aut	0	0
	1 CLX 5 GND	63 02 4E1 HE 2	9 81 74659	112 Qo			7 V2A 144 VIB	508	clock pulse 0	Q ₃	auti	0	0
	1 CLX 5 I4 GND	03 02 4E1 HE 2	9 81 7469	12 80 D		5	7 V2A 744 V1B	508	0 1 2 3 4	Q ₃	0 0 0	0 0 1 1 0	0 1 0
	1 CLX 5 I4 GND	03 02 4E1 HE 2	9 81 74 L 5 9	12 80 D		5	7 V2A 144 VIB	508	0 1 2 3	Q ₃	0 0 0	0 0	0 1 0
	1 CLX 5 I4 GND	03 02 4E1 HE 2	9 81 74 L 5 9	12 80 D		5	7 V2A 744 V1B	508	0 1 2 3 4 5 6	Q ₃ 0 0 0 0 0 0 0	aut 0 0 0 0 0 1 1 1	0 0 1 0 0	0 1 0 1 0
	1 CLX 5 I4 GND	03 02 4E1 HE 2	9 81 74 L 5 9	12 80 D		5	7 V2A 744 V1B	. 5 0 g	0 1 2 3 4 5	Q ₃ 0 0 0 0 0 0 0	0 0 0	0 0 1 0 0	0 1 0 1 0
	1 CLX 5 I4 GND	03 02 4E1 HE 2	9 81 74 L 5 9	12 80 D		5	7 V2A 744 VIB 74L	. 5 0 g	0 1 2 3 4 5 6	Q ₃ 0 0 0 0 0 0 0	aut 0 0 0 0 0 1 1 1	0 0 1 0 0	0 1 0 1 0
T	1 CLX 5 I4 GND	03 02 4E1 HE 2	9 81 74 L 5 9	12 80 D		5	7 V2A 744 VIB 74L	. 5 0 g	0 1 2 3 4 5 6	Q ₃ 0 0 0 0 0 0 0	aut 0 0 0 0 0 1 1 1	0 0 1 0 0	0 1 0 1
	1 CLX 5 I4 GND	03 02 4E1 HE 2	9 81 74 L 5 9	12 80 D		5	7 V2A 744 VIB 74L	. 5 0 g	0 1 2 3 4 5 6	Q ₃ 0 0 0 0 0 0 0	aut 0 0 0 0 0 1 1 1	0 0 1 0 0	0 1 0 1

