

cAB 4: given any 4 variable logic inpression,
Simplify ming Entered Variable Map and malize
The simplify ming Entered Variable Map and melize the simplied logic enpression using 8:1 multiplexer IC.
And implement the same in MDL.
12 to the property of the section is the
Multiplener
- A multiplener, also known as a desta
selector is a device that selects between analog
ou digital input signals and fourwards it to a
SCI ON D PIVE IZALI. AL VIV
-> A multiplexer of Inputs has select lines,
By a to the
to the sulput.
,
do doine M. A complete
Inputs $c = 1$ $\rightarrow Q$ Output
Inputs c - 2 2 Output
D - 3
ab (select)
Map Entreed Variable [MEV)
T C C C C C C C C C C C C C C C C C C C
A Nop butired Variable is a Karraugh Kap W
While the size of the map is laduced by
gemoring on ou more of the variables from the
specification of map ull locations.
on of the Poput valiable is placed inside
Kaureugh map
- Ihis suduces the Koverneugh map size by
Min Janton
j. e; na 3 variables problem that requires

classmate	
Date	0
8	


23 = 0	Incations	iù	Karnaugh	map i	will
Marite (2) 3-1 = 4		Kornaugh locations in	euteseo	1 variable
map.	1 1	T.		% f	i

Joy mapping problems with more than 3


Erample:


J(A,B,C,D) = Em(2,3,4,5,13,15) + dc(8,9,10,11)

			r.				
	Decimal	A	В	col	Vada	Year	MEY mapeury
		20				4	1 4
	0	0	0	0	0	Ю	O Do
	1	0	0	D		0	
	2	. 0	0	1	0	1_	1 D ₂
	3	0	0	l	([-
	4	0	1	0	0	1	1 Da
	5	0	1	0	L	a l	٩
	6	0		1	0	6	0 D 3
s 0	7	0	s Islan		1	0	<u> </u>
V	8	1 10	0	0	0	X	X
de san	9	Laga.	0	0	, 1	X	4
	10		0	1:	0	X	X D
	11	١	0		1	X	
55.	12	l, inte	garge -	0	0	0	D D ₆
	1.3	1		0	1		- Appendix of the
No.	14	ور د امريا	A Lui	1	0	0	D D
	15	1	١	1	1	1	D D



	74 x ;	(15]	
() =	EN		
11	C (LSB)	D.c.	• 3
jo	В	F 174	E 10 - E
9	A (NSB)	T N	
		7.5	
		6	
		. 6	3 9 C
4	Do	1.0	
3	-D'1	1	5 Y
2	Da		6 7
1 —	D ₃	(v	
15	D ₄	a 01	a 3
14	D 5	i la	
13-	D6		- 45
12	D _≠		
		6	4
11			:





million Op

	library I EFE;
	ML IEEE. STD _ LOGIC _ 1164 · ALL;
	MY TEEF. STD LOGIC ARITH ALL;
	WE DEEE STD - LOGIC UNSIGNED ALL,
	eutity mmm is
	Port (i in std_logic_vuloy (7 downto o);
	Ul: in sed hogic vertor (2 down to 0);
	z: out stol logic);
	auditoituse Believioral of mon ú
	begin
	- May 11
	26 = i(0) When su = "000" else
	P(1) when sel = "001" xlse
	i(2) when let = "010" else
6	(3) when set = "011" ilse
	(4) when al = "100" alse
i	(5) when we = "101" when
	(6) when set = "110 else
1	1(1)
	end Behaviolal;

	Full Addu	(Classmate				
	0 1 2	3 4	5	6	1		
No.							
Q 1	dig Will						
	1						
b 1				'			
No.							
c							
-					Apr		
			1	100			
sum I		and the same and the same same same same same same same sam	/				
(00044)	P						
	100 100 100 100 100 100 100 100 100 100		20				
E /					400		
			. [
	(ode: 31)	. 14 M.		1			
	library IEEE;	mt are.	1 1 1	I W			
	WE TEEE - 6	STD _ LOGIC	_ 116	A · ALL;			
	m JEEE.	STD LOGIC	AR	ITH ALL!			
	Me TEEF!	STD LOGIC		YSIGNED	. ALL		
	in 11st prince	• 0 1	1				
<u></u>	entify FADD is						
	Post (A: in etd_logic;						
<u> </u>	() / 1/2 / 200	Bin stel	logic;	VI.	_		
-		CAN LAND	- dog	ùc.;			
-		C in std SUM: OUT CARRY OUT	Atd -	logic;	_		
4	und FADD;	VIII DW	- M.O -	ware)	-		
	aulii foetule	Behow ord	U CAN	Ni	_		
1	bogin	The same of the sa	T PAD	U NA			
1	SUM 4 C A	YOR B XOR	O', d All				
	CARRY < =	(A AND B) OR	C & CHOX	hAND IN	XDP B		
	e de la companya de l	d Behavioeral)	The later of the			