

# 1 Modular GPU Programming with Typed Privileges

2 ANONYMOUS AUTHOR(S)

3 Abstract

## 4 1 Introduction

5 CUDA [15] is a low-level, imperative programming language for NVIDIA GPUs. These GPUs are  
6 organized into a hierarchy of compute resources. *Threads* are the basic unit of sequential execution;  
7 *blocks* are groups of threads that can cooperate through shared scratchpad memory; and the *grid* is  
8 the full collection of blocks launched for a GPU kernel. A CUDA program executes in parallel across  
9 this hierarchy, but is written from the *perspective of a single thread*.

10 While operations are specified per-thread, some operations are only semantically valid when ex-  
11 ecuted *collectively* by a group of threads. The `__syncthreads()` primitive, for instance, synchronizes  
12 all threads within a block, and will cause a deadlock if executed by a subset of threads within that  
13 block. There are many such collective operations, including tensor core instructions, warp shuffle  
14 operations, and other kinds of synchronization primitives. These operations, therefore, require pro-  
15 grammers to carefully marshal compute resources and coordinate which threads execute which lines  
16 of code. As a result, such collective operations *break the illusion* of threads executing independently.

17 The conceptual clash between regular statements (executed by a single thread), and collective  
18 operations (executed by a group of threads) hinders compositional reasoning. In CUDA, function  
19 calls, like all other statements, are per-thread operations. However, a function may contain code that  
20 executes a collective operation, creating a gap between the per-thread syntax for its invocation and  
21 the cooperative semantics of its execution.

22 This gap creates tension between abstraction and correctness, a tension apparent even in widely  
23 used CUDA libraries that package common functionality via function interfaces. Consider the  
24 following snippet of documentation taken directly from CUB [14], a library of parallel primitives. The  
25 documentation describes the `BlockReduce` function [4], in which all threads in a block collaboratively  
26 apply a reduction operation, such as a maximum or prefix sum, over an array:

27 `Computes a block-wide reduction for thread0 using the specified binary reduction functor. The first num_valid threads`  
28 `each contribute one input element.`

- 29 • The return value is undefined in threads other than `thread0`.
- 30 • A subsequent `__syncthreads()` threadblock barrier should be invoked after calling this method if the collective's  
31 temporary storage (e.g., `temp_storage`) is to be reused or repurposed.

32 Through informal documentation, CUB attempts to convey several assumptions implicit in  
33 `BlockReduce`'s implementation. First, the function is only well-defined when invoked by all threads  
34 in a block. Second, because it accesses memory shared among threads, any subsequent reuse of that  
35 storage requires synchronization to ensure all threads have completed their accesses.

36 In effect, CUB attempts to retrofit CUDA with information about the compute and memory re-  
37 quirements of collective operations. In fact, by prefixing functions with identifiers such as `Block`,  
38 CUB creates ad-hoc "namespaces" for different functions that assume similar invariants. However,  
39 without a type system to statically enforce these requirements in CUDA, correct usage of this function  
40 depends on the user carefully reading and interpreting the documentation.

41 In this work, we ask the following question: can we provide low-level access to collective oper-  
42 ations while statically guaranteeing that they execute with the necessary configuration of compute  
43 resources? By reifying these configurations as type-level *privileges*—so named because they dictate  
44 which operations are permitted in which contexts—we find that we can. Our key insight is that GPU  
45

programmers naturally map computations onto different compute resources, and unlike CUDA, which obscures this mapping, we can expose it in a type system that tracks privileges. This tracking enforces that collective operations are executed with the necessary resources, while still allowing users to access low-level interfaces.

Our approach is a departure from previous work, which attempts to resolve the mismatch between per-thread syntax and collective execution by restricting access to low-level operations. Triton [21], a tile-based, multi-dimensional array language, limits users to programming only at the block level, which prevents programmers from writing the highest-performance kernels. A variety of functional languages, such as Futhark [12], provide compile-time guarantees through their type systems but are machine-agnostic: they cannot expose low-level control over hardware. Some other efforts, like Descend [13], aim to provide a low-level, safe GPU systems programming language, but lack support for collective operations like tensor cores. As a result, CUDA remains the de-facto standard for writing high-performance kernels on modern GPUs.

We introduce Snap, a new low-level GPU programming language that guarantees correct usage of hardware resources by construction. Inspired by coeffect systems [16] and dependency calculi [1], Snap statically tracks the configurations of compute and memory resources with type-level privileges. We also develop Bundl, a core calculus underpinning Snap, provide formal rules for manipulating the privilege of both code and data, and prove *type-and-privilege safety*. This ensures that Bundl is sound, and that all threads are statically privileged to run the operations they attempt at run time.

A parallel goal, alongside to correctness, is performance. We incorporate modern GPU features such as tensor cores and asynchronous data movement into Snap, and demonstrate that Snap can achieve the same performance as hand-written, highly optimized code on an H100 and a 4070 Ti Super. Our contributions are:

- (1) Snap, a low-level GPU programming language with type-level privileges that tracks compute and memory resources (Section 3);
- (2) Bundl, a formal model of Snap that tracks privileges in both its type system and operational semantics, along with a soundness theorem guaranteeing that threads only execute operations for which they are statically privileged (Section 4); and
- (3) An implementation of Snap (Section 5) that demonstrates that it can support modern GPU features like tensor cores and asynchronous data movement, achieving performance comparable to hand-optimized CUDA implementations (Section 6).

Section 7 discusses related work, and Section 8 discusses the limitations of our approach and outlines future work.

## 2 Background & Motivation

Before diving into Snap’s design, we begin with an overview of the GPU’s compute and memory hierarchies and outline the challenges posed by reasoning about them collectively.

### 2.1 Compute Hierarchy

In CUDA, programmers launch computations that run on thousands of threads. These threads are organized into a *compute hierarchy* that defines how work is distributed and scheduled on the GPU. At the top of this hierarchy is the *grid*, representing all threads launched as part of a single computation. The grid is divided into *blocks*, each containing a user-specified number of threads. A *thread*, in turn, is the finest unit of execution, and it is the machine’s basic unit of sequential control.

Users define the behavior of their computation by writing a single program which is replicated across all threads. Users control the behavior of individual threads by reading built-in identifiers like `threadIdx.x`—to determine a thread’s position within a block—and `blockIdx.x`—to determine

```

99   1 int tid = threadIdx.x;
100  2 if (tid >= 0 && tid < 31){
101  3     float A[4];
102  4     float B[2];
103  5     float C[4] = { 0 };
104  6     # Populate A with unique values
105  7     for (int i = 0; i < 4; i++)
106  8         A[i] = tid * 4 + i;
107  9     # Populate B with unique values
108 10    for (int i = 0; i < 2; i++)
109 11        B[i] = tid * 4 + i;
110 12    # Issue a warp-level tensor-core
111 13    # operation D = A * B + C
112 14    asm("mma.sync.aligned.m16n8k8..."
```

```

1  tid : int @ thread[1] = id();
2  with group[thread][32]:
3    A : float[4] @ thread[1]
4    B : float[2] @ thread[1]
5    C : float[4] @ thread[1]
6
7    # Populate A with unique values
8    for i in range(0, 4, 1):
9      A[i] = tid * 4 + 1
10     C[i] = 0
11    # Populate B with unique values
12    for i in range(0, 2, 1):
13      B[i] = tid * 4 + 1
14
15    # Issue tensor-core op.
16    intrinsic.mma(
17      A[0], A[1], A[2], A[3],
18      B[0], B[1],
19      C[0], C[1], C[2], C[3],
20      out=[A[0], A[1], A[2], A[3]])
```

Fig. 1. Invoking a warp-level tensor-core instruction in CUDA. We elide some typecasts necessary to invoke the assembly operation.

117  
118  
119  
120

121 the block's position within the grid—at runtime. Combining these two IDs, users can assign each  
122 thread to its share of the full computation.

123 A natural and tempting way to interpret these built-in identifiers is to think of them as indices into  
124 implicit "parallel for-loops" where each iteration is executing simultaneously. While this view is  
125 sufficient to understand CUDA's programming model when threads do independent work, it quickly  
126 breaks down in the presence of *collective operations*.

127 Unlike most instructions, which are executed by a single thread, collective operations must be  
128 executed collaboratively by a group of threads. For example, a "warp-level" tensor-core operation is  
129 only *meaningful* when invoked by a collection of 32 threads—a *warp*—acting together. Consider Figure 1  
130 which shows a tensor-core operation being invoked by a warp on line 14. For the call, each  
131 thread sets up its portion of the operands, and the operation is performed *once* for the entire warp,  
132 with the results scattered across participating threads. If the condition on line 2 were instead  $tid > 0 \&\& tid < 30$ ,  
133 making fewer than 32 threads reach line 14, the instruction would be undefined. To make matters worse,  
134 the restriction is not only on the number of threads executing the operation, but also on their alignment.  
135 In this case, the starting ID of the group of 32 participating threads must be aligned to a multiple of 32.  
136 So, if the condition on line 2 were instead  $tid > 1 \&\& tid < 33$ , the instruction would still be invalid,  
137 even though 32 threads would execute it.

138 Collective operations make reasoning about CUDA programs challenging because they force pro-  
139 grammers to track the *convergence behavior* of threads. Specifically, programmers must reason both  
140 about how many threads reach a particular point in the program and how those threads are arranged,  
141 accounting for alignment. This difficulty is further amplified due to two reasons. First, programs  
142 may have multiple *points* of convergence, requiring programmers to mentally track the relative ID  
143 of a thread within a logical group as that group changes over the course of a program's execution.  
144 Second, threads may be participating in multiple *levels* of convergence within the same program. In  
145 our example, we only considered the warp-level tensor-core operation, but there are other collective  
146 operations that require convergence at different granularities like the *warp-group*-level tensor-core




Fig. 2. Invoking a warp-level tensor-core instruction in Snap.

Fig. 3. The @ syntax represents the frequency at which a variable varies across threads T1–T8. Each @ denotes a coloring of the variable; threads that "view" the variable with the same color must observe the same value.

147

operations, which must be issued collectively by four warps, or the block-level `__syncthreads()` synchronization primitive, which must be executed by all threads within a block.

Reasoning about collective operations is already error-prone within the context of a single function, but becomes even more difficult when reasoning interprocedurally *across* functions. A callee may assume a certain number of threads or blocks and may structure its computation, including convergence behavior, around that assumption. However, such assumptions are not visible in the callee's function interface, which only exposes the input and output types. To invoke that function correctly, users must read documentation, or worse, read the callee's implementation to understand its assumptions, breaking modular reasoning.

In this work, we make the programmer's implicit assumptions about a program's convergence behavior explicit in the program's source. Consider the example in Figure 2 which shows an equivalent rewrite of the CUDA program in Figure 1 using Snap. In Figure 2, the call to the `mma` intrinsic is legal only because it is executed within a group of 32 threads, as made explicit on line 2. Since Snap's group construct already enforces both the size and alignment of participating threads, the legality of the `mma` operation is guaranteed by construction.

Moreover, Snap also tracks the *frequency* at which values diverge in *space*. The @ syntax attached to each variable deceleration denotes the rate at which a value changes across compute resources on the machine. For example, a `thread[1]` value can diverge for every thread, while a `block[1]` can diverge for every block, but not for threads within that block. Intuitively, the @ construct "colors" a variable across threads, and any threads that share a color are required to agree on the variable's value. Figure 3 illustrates some valid and invalid colorings of a variable.

Using this information, Snap enforces rules for reading from and writing to data. So, if we had attempted to introduce a condition based on `tid` *within* the group's scope, Snap would reject that program at compile time. This is because code executing at a lower frequency cannot read variables that change at a higher frequency than it. We will explain the syntax and rules of legal Snap programs in greater detail in Section 3.

## 2.2 Memory Hierarchy

GPUs also have a *memory hierarchy*, which, like the compute hierarchy, is organized into three levels. All threads in a grid can read and write from *global memory*, where operands typically reside at the start of a computation and where results are eventually written. Each block has access to a limited amount of *shared memory*, a programmer-managed scratchpad typically used to stage data that will be repeatedly used. Finally, each thread maintains its private state in *registers* and *local memory*, which is used for storing the thread's stack.

This memory hierarchy has its own notion of convergence and divergence, mirroring that of compute. For example, when launching a kernel on the GPU, a pointer may initially belong to the grid because every thread sees the same pointer value at the start of the computation. To write to that memory, each thread computes an offset from the original base address. In doing so, the pointer *diverges* across threads within the larger memory region so each thread can write independently. After these writes, the memory must *reconverge*, ensuring that all threads have completed their updates before the memory can safely be returned to its original logical owner in the hierarchy.

CUDA does not explicitly model these memory spaces, nor does it track whether allocations in a given memory space, such as shared memory, exceed device limits. Snap, on the other hand, reifies

```

1 int x = threadIdx.x;
2 if (x >= 0 && x < 31) {
3     float A[4];
4     float B[2];
5     float C[4] = { 0 };
6
7     // k is A's stride
8     A[0] = a_mem[(x/4)*k+(x%4)];
9     A[1] = a_mem[(x/4)*k+(x%4)+4];
10    A[2] = a_mem[(x/4+8)*k+(x%4)];
11    A[3] = a_mem[(x/4+8)*k+(x%4)+4];
12
13    // n is B's stride
14    B[0] = b_mem[(x%4)*n+(x/4)];
15    B[1] = b_mem[(x%4+4)*n+(x/4)];
16
17    asm("mma.sync...");
18
19    // Write back into c_mem
20    // n is C's stride
21    c_mem[(x/4)*n+2*(x%4)] = C[0];
22    c_mem[(x/4)*n+2*(x%4)+1] = C[1];
23    c_mem[(x/4+8)*n+2*(x%4)] = C[2];
24    c_mem[(x/4+8)*n+2*(x%4)+1] = C[3];
}

```

Fig. 4. Invoking a warp-level tensor-core instruction in CUDA after loading data from memory.

these spaces in its type system by explicitly decorating each variable with its associated memory space and restricting shared memory to static allocations, throwing an error if an allocation exceeds device limits. We will discuss these aspects in detail in Section 3.5. For now, however, we focus on how memory diverges and reconverges in tandem with the compute hierarchy.

Let us reconsider the tensor-core example in Figure 1, this time initializing the operands of the tensor-core operation from pointers into memory. In Figure 4, A and B are now populated from data in global memory, `a_mem` and `b_mem`. After the tensor-core operation completes, the result is written back to `c_mem`, also in global memory.

In this program, `c_mem` is logically accessed from two different levels of the compute hierarchy. When entering this code, each thread in a group of 32 threads sees the same value for `c_mem`. Then, each thread within these 32 locates an offset within `c_mem` that it can write to (lines 21-24). To restore `c_mem` back to its 32 thread-level ownership, all 32 threads must first synchronize to ensure all per-thread writes have completed. This is similar to the requirement we saw documented in ??.

Similarly to the compute hierarchy (Section 2.1), CUDA programmers are responsible for tracking the logical owner of a piece of memory as it evolves over the course of a program, and for ensuring that appropriate synchronization occurs whenever that ownership changes.

Snap, by contrast, makes the evolution of a memory object's logical ownership explicit in the type system and *automatically* inserts the synchronization required to restore memory to its original ownership. In Figure 5, we show how memory is lowered through the compute hierarchy for the same tensor-core operation introduced in Figure 4. The lowering of `c_mem` is required in this program as Snap only permits writes when data is owned by a single thread. To lower `c_mem`, we use Snap's `partition` operation on line 31. The operation takes the name of the memory to partition, `c_mem`, and lowers it to a single thread, and assigns it a new name, `c_thrd`; Snap will not allow references to the old name `c_mem` within the partition's scope. The `partition` function also takes an indexing function, and each time `c_thrd` is accessed, this indexing function is implicitly applied. Once the `partition`'s scope ends, Snap will insert a synchronization before the first use of the original name, so that all per-thread writes have completed.

We would like to emphasize that preventing data races is not an one of Snap's goals. In Snap, data races *can* occur; however, since the data is eventually synchronized before it is reused, the last-writer wins. Out-of-bounds accesses are considered undefined behavior. We believe that prior work, such as Descend [13], lays the foundation for reasoning about data-race free programs, and that a Descend-like memory model can be adapted to Snap. Snap is instead focused on the *interaction* between the compute and memory hierarchies, and on reasoning about them simultaneously to ensure that an operation is executed only when sufficient compute resources are available, a guarantee that prior work like Descend cannot provide.

```

1 #include("device")
2 #requires(thread[32])
3 def simple_mma(
4     a: ptr(const(float)) @ thread[32],
5     b: ptr(const(float)) @ thread[32],
6     c: ptr(float) @ thread[32],
7     x : int @ thread[] = id()
8     with group(thread[32]):
9         A : float[4] @ thread[1]
10        B : float[2] @ thread[1]
11        C : float[4] @ thread[1]
12        # Reads do not need to be lowered.
13        A[0] = a_mem[(x/4)*k+(x%4)];
14        A[1] = a_mem[(x/4)*k+(x%4)+4];
15        A[2] = a_mem[(x/4+8)*k+(x%4)];
16        A[3] = a_mem[(x/4+8)*k+(x%4)+4];
17        B[0] = b_mem[(x%4)*n+(x/4)];
18        B[1] = b_mem[(x%4+4)*n+(x/4)];
19        # Skipping initialize C to ...
20        intrinsic.mma(
21            A[0], A[1], A[2], A[3],
22            B[0], B[1],
23            C[0], C[1], C[2], C[3],
24            out=[C[0], C[1], C[2], C[3]])
25        # Must be at thread[1] to write.
26        idx : int @ thread[1] =
27            lambda ro, co: (x/4+ro)*n+2*(x%4)+co
28        with partition(c_mem, p=thread[32], f=idx)
29            ↪ as c_thrd:
30                c_thrd[0, 0] = C[0]
31                c_thrd[0, 1] = C[1]
32                c_thrd[8, 0] = C[2]
33                c_thrd[8, 1] = C[3]
34        # <-- Sync point inferred by name

```

Fig. 5. Invoking a warp-level tensor-core instruction in Snap after loading data from memory.

### 3 The Snap Language

Snap is an imperative, low-level programming language designed at a level of abstraction comparable to CUDA's. Snap's syntax explicitly represents how compute (grid, blocks, and threads) and data

```

246 1 @ccuda("global")
247 2 # Top-level privilege class and required shared memory usage.
248 3 @requires(grid[1], block[1], thread[32], smem=1280)
249 4 def mmaTF32NaiveKernel(A: ptr(const(float)) @ grid[1],
250 5     B: ptr(const(float)) @ grid[1],
251 6     C: ptr(float) @ grid[1],
252 7     M : int @ grid[1],
253 8     N : int @ grid[1],
254 9     K : int @ grid[1]):
255 10
256 11     # Replicate this code across 1 grid.
257 12     with group(grid[1]):
258 13         # @grid[1] inferred from compute privilege
259 14         MMA_N : constexpr(int) = 8
260 15         ...
261 16         num_blocks_n : const(int) = (N + MMA_N - 1) / MMA_N
262 17
263 18         # id() function returns the block id, inferred from
264 19         # @block[1].
265 20         block_row : const(int) @ block[1] = id() / num_blocks_n
266 21         block_col : const(int) @ block[1] = id() % num_blocks_n
267 22
268 23
269 24         warp_row: const(int) @ block[1] = block_row * MMA_M
270 25         warp_col : const(int) @ block[1] = block_col * MMA_N
271 26
272 27         # Give each block an offset into C
273 28         offset = lambda x: warp_row * N + warp_col + x
274 29         with partition(C, p=block[1], f=offset) as C_blk:
275 30             with group(block[1]):
276 31
277 32                 # SMEM declarations only allowed with block[1] privilege.
278 33                 A_smem : shared(float[16 * 8]) @ block[1]
279 34                 B_smem : shared(float[8 * 8]) @ block[1]
280 35                 C_smem : shared(float[16 * 8]) @ block[1]
281 36                 # Now, id() returns the thread id
282 37                 idx : int @ thread[1] = id() * 4
283 38                 # To write to C_smem, must drop to thread[1] privilege
284 39                 with partition(C_smem, p=thread[1], offset=idx) as C_thrd:
285 40                     for i in range(0, 4, 1):
286 41                         with group(thread[1]):
287 42                             C_thrd[i] = 0
288 43
289 44
290 45     for i in range(0, K_tiles, 1):
291 46         a_idx : int @ thread[1] = id() * 4
292 47         # <-- Name will insert a sync point
293 48         # because this partition is a parent partition
294 49         # of itself (back edge from for loop)
295 50         for j in range(0, 4, 1):
296 51             global_row : int @ thread[1] = warp_row + row
297 52             global_col: int @ thread[1] = i * MMA_K + col
298 53             with partition(A_smem, p=thread[1], f=..) as As_thrd:
299 54                 with group(thread[1]):
300 55                     As_thrd[0] = A[global_row * K + global_col]
301 56
302 57         b_idx : int @ thread[1] = id() * 2
303 58         # <-- Name will insert a sync point
304 59         # (back edge from for loop)
305 60         for j in range(0, 2, 1):
306 61             # Similar to write into C_smem ...
307 62             with partition(B_smem, p=thread[1], f=..) as Bs_thrd:
308 63                 with group(thread[1]):
309 64                     Bs_thrd[0] = B[global_row_b * N + global_col_b]
310 65
311 66         # <-- Name will insert a sync point
312 67         # (back edge from for loop)
313 68         # Give each warp an offset into C_smem
314 69         with claim(C_smem, p=thread[32]) as Cs_warp:
315 70             match split(thread):
316 71                 case 32:
317 72                     # Can pass A_smem and B_smem
318 73                     # as arguments to simple_mma for
319 74                     # those two are declared const.
320 75                     # "read up" is okay.
321 76                     simple_mma(A_smem, B_smem, Cs_warp)
322 77
323 78         # Write back final result to C
324 79         for j in range(0, 4, 1):
325 80             flat_idx_c : int @ thread[1] = id() * 4 + j
326 81             row_c : int @ thread[1] = flat_idx_c / MMA_K
327 82             col_c : int @ thread[1] = flat_idx_c % MMA_K
328 83             offset = lambda x: row_c * N + col_c + x
329 84             with partition(C_blk, p=thread[1], f=offset) as C_thrd:
330 85                 with group(thread[1]):
331 86                     C_thrd[0] = C_smem[row_c * MMA_N + col_c]
332
333     return

```

Fig. 6. Tensor Float 32 matrix Multiplication in Snap.

(global, shared and local memory) resources are used and distributed, enforcing that programs only execute collective operations with sufficient resources.

As a running example, the program in Figure 6 computes a matrix multiplication between two float arrays, A and B, to produce an output matrix C. In this kernel, each block computes an independent tile of the output C. A block first locates its assigned tile index, then loads the corresponding rows and columns from A and B (line 20-21). Since matrix multiplication offers ample opportunities for data reuse, to amortize the cost of loading data, we stage A and B in shared memory (lines 46-59). Each thread within the block then *diverges* and loads different elements of A and B. Finally, the program invokes an Ampere warp-level tensor-core instruction to compute the output, requiring threads in a warp to *converge* (line 71). We encapsulate this tensor-core instruction in a function, demonstrating how function composition works in Snap. This function's implementation is identical to the one shown in Figure 5.

### 3.1 Levels

Snap models the machine's compute hierarchy through *levels*. There are three levels in Snap—*grid*, *block* and *thread*—which are organized as expected: a *grid* consists of multiple units of the *block* level, which in turn consist of multiple units of the *thread* level. Levels have an order defined over them, with *thread* < *block* < *grid*.

There are two key differences between Snap's levels and those in CUDA. First, Snap does not model a three-dimensional grid or block structure, say through different levels for *grid\_x*, *grid\_y*, or *grid\_z*. Second, there are two “levels”, *warp* and *warp group*, noticeably absent from our hierarchy.

These differences are a deliberate design choice. On the hardware, the units of each level are arranged in a single linear order, and the three-dimensional structures are simply *interpretations* of this linear ordering, not distinct hardware resources. Similarly, warps and warp groups are organizational constructs defined in terms of existing levels. Namely, a warp is a group of 32 threads whose first thread ID is aligned to 32. A warp group, which only became a meaningful construct with the release of the Hopper architecture, consists of 128 threads aligned to 128.

Rather than embedding these interpretations into the language as special cases by introducing new levels, Snap provides these organizational constructs as aliases for groupings of 32 and 128 threads, respectively. Users can also define their own constructs that express multi-dimensional structures and custom groupings of specific sizes.

The primary mechanism for organizing units at each level is a *privilege*.

## 3.2 Privileges & Privilege Classes

Privileges are the central concept in Snap, allowing it to determine which compute resources are being requested by the programmer, whether they are available in the program's context, and, once provided, if those resources are sufficient for a given operation.

A *privilege* is a level–grid, block, or thread–parametrized by a static constant  $n$ , specifying the number of units at that level. A privilege is written as `level[n]`. For example, `thread[2]` denotes a privilege of two threads, `block[4]` denotes a scope of four blocks, and so on.

Privileges also carry *alignment information*: a privilege parameterized by  $n$  is aligned to  $n$ . In this way, a warp is simply a desugaring of `thread[32]`, and a warp group is a desugaring of `thread[128]`.

Finally, privileges have a *partial order* defined on them. We say that `level2[n2]` is a *higher privilege* than `level1[n1]` iff either `level1 < level2`, or, if `level1 = level2`, then  $n_2 \% n_1 = 0$ . The condition  $n_2 \% n_1 = 0$  may appear somewhat mysterious at first, but we will see why it is required in Section 3.2.2.

In Snap, both *code* and *data* are bound to privileges. Code is bound to a set of privileges, called a *privilege class* meanwhile data is bound to a single privilege.

### 3.2.1 Privileges for Code, or Privilege Classes.

Privilege classes capture what compute resources a program has access to. Each function starts out with a top-level privilege class that defines the total available resources that it assumes are available to it. As a shorthand, when we refer to a code's privilege, we mean the highest privilege available to it in its class. In Figure 6, the privilege class is declared on line 2 using the notation `@requires(grid=...,block=...)`. Starting from this top-level declaration, programmers shape the current privilege class in the function's body through two constructs, `group` and `split`.

**Group.** The `group` construct bundles privileges available in the current privilege class into “groups” of a particular granularity. Intuitively, `group` narrows the current privilege class and replicates it across collections of a finer granularity. For example, Figure 6, line 26 shows a grouping of a single block, while line 22 in Figure 5 shows a grouping of 32 warps, that will ultimately invoke a tensor-core operation.

An invocation of `group(level[n])` is allowed if and only if the privilege class contains privilege higher than `level[n]`. For example, `group(warp[32])` on 22 in Figure 5 is allowed because the privilege class of the function declares that the top level on line 22 starts out with at least 32 threads.

Once `group(level[n])` is invoked, it modifies the current privilege class in two key ways. First, it removes all parents of `level[n]` from it. Second, the number of available units for `level` is set to exactly  $n$ . Combined, these rules eliminate malformed programs that

```

1 # Example 1
2 with group(thread[2]):
3     # Illegal because block > thread
4     with group(block[1]):
5         pass
6 # Example 2
7 with group(block[1]):
8     # Illegal because 1 % 2 != 0
9     with group([block[2]]):
10        pass

```

Fig. 7. Illegal uses of `group`.

would result in unsatisfiable requirements . We shown some examples of illegal group statements in Figure 7.

**Split.** Unlike group, which is used for replication over smaller, equal sized resource sets, split is used for sharding currently available resources into unequal sized sets. For example, line 63 in Figure 6 shows a split of a thread[32] privilege that is used to execute a warp-level tensor-core operation.

The split operation reflects unordered composition that is not mere replication, and all branches of the split execute in parallel. Once split(level) is invoked, the privilege classes of its branches diverge. A split construct will eventually compile to an if-statement during code generation.

Therefore, to satisfy a split operation, Snap checks that the *cumulative sum* of the privileges requested by each branch of the split can be satisfied. For example, if we were to change the program in Figure 6 slightly (on line 63-69), to the one shown in Figure 8, Snap would throw a compile-time error. Finally, because privileges assume alignment, every branch of the split must also be aligned. In other words, not all splits whose sizes sum to less than or equal to the available units are necessarily valid. Figure 9 shows an example of this constraint. This alignment constraint is also why we compare privileges by checking whether one quantity is a multiple of the other's.

Inside each branch that requests  $n$  units, all parent levels of level[n] are removed from its privilege class, and the number of available units for level is set to exactly  $n$ , and, within that scope, all resource requirements are checked against that privilege class.

### 3.2.2 Privileges for Data.

Not all reads from and writes to variables are allowed in Snap. To see why, consider a group of threads with the block[1] privilege, branching on a variable which has different values across those threads. In this case, different threads will take different paths, and the structure of the block[1] privilege will be lost. To prevent this, Snap must also track privileges associated with individual variables. The privilege on a variable is specified in its declaration: an integer variable  $v$  is declared with thread[1] privilege using the syntax  $v : int @ thread[1]$ .<sup>1</sup> Intuitively, the data privilege of a variable tells Snap the frequency at which its values change in space . For example, a grid[1] value is the same for all threads in a grid, whereas a block[2] value changes every two blocks.

To enforce this frequency invariant, Snap restricts how variables can be written. Figure 10 shows an illegal write from a thread[1] variable  $x$  to a block[1] variable  $y$ . As  $x$  is constant across entire blocks, we cannot write  $y$ —which can vary from thread to thread—into it. More generally, the rule for writes is that programs may “write down”.

Reads from variables are dually constrained. Figure 11 gives an example of an illegal read. Because the variable flag varies across threads, branching on it causes a subset of threads in the block to reach the \_\_syncthreads(), causing a deadlock, despite the fact that \_\_syncthreads() should always be safe in block[1]. The rule for variable reads is that programs may “read up”.

```

1 # Example 1
2 with group(thread[32]):
3     match split(thread):
4         case 32:
5             simple_mma(..)
6             # Illegal! 32 + 1 > 33
7         case 1:
8             pass

```

Fig. 8. Illegal split that exceeds available privileges.

```

1 # Example 2
2 with group(thread[33]):
3     match split(thread):
4         case 1:
5             pass
6             # Illegal! 32 + 1 <= 33,
7             # but the second branch
8             # is not aligned by 32.
9         case 32:
10            simple_mma(..)

```

Fig. 9. Illegal split that violates alignment.

```

1 x : int @ block[1]
2 y : int @ thread[1]
3 with group(thread[1]):
4     x = y

```

Fig. 10. Illegal write of block[1] variable.

<sup>1</sup>If not explicitly annotated, Snap infers a variable's privilege to be the privilege of the code where it was declared. For example, MMA\_N, num\_blocks\_n are all inferred to be at grid[1] scope on lines 13 and 15 in Figure 6.

393 Together, the “read up” and “write down” rules ensure that information only flows from high privilege variables to low privilege ones.  
 394 This, in turn, guarantees that all threads with the same privilege  
 395 remain logically grouped during execution. In Figure 6, we can see  
 396 rule “read up” in action on lines 45 and 46. Meanwhile, “write down”  
 397 is being used to set up variables on line 18-22.

```
1 flag : bool @ thread[1] = ...
2 with group(block[1]):
3   if (flag)
4     __syncthreads();
```

Fig. 11. Illegal read of thread[1] variable.

### 3.3 The id() Function

401 As opposed to exposing users to special hardware blockIdx.x, threadIdx.x variables directly, Snap  
 402 provides the id() function instead. The id function returns the relative index, or a “label”, for a  
 403 given compute privilege. The interpretation of the id function depends on both the privilege of the  
 404 variable it is being written to, and the privilege class that the id function is being invoked in. In our  
 405 example in Figure 6, we use a call to id in grid[1] scope at line 18 and 19 to locate the tile that each  
 406 block is ultimately charge of computing. In Figure 2, however, a call to id in thread[32] scope at  
 407 line 7 will not return the global thread ID of the threads launched in the kernel, but rather the *relative*  
 408 thread ID within the 32 threads, ranging from 0 to 31.

### 3.4 Collective Operations

411 With privilege classes for code and data in place, we can now turn our attention to Snap’s reasoning  
 412 about collective operations. By statically tracking privilege classes for code, Snap guarantees that  
 413 collective operations are semantically valid by ensuring that they are invoked with sufficient privilege.

414 There are two ways to access collective operations in Snap. The first is to use intrinsics provided  
 415 by the compiler. These intrinsics have built-in privilege classes attached to them, which the compiler  
 416 can directly enforce. In Figure 2, the tensor-core call at line 22 is made using one of the intrinsics  
 417 provided by our compiler. The second, more flexible approach allows users to extend these operations  
 418 using the unsafe construct, explained in Section 3.8. Using unsafe code, users can inline a collective  
 419 operation—often a single assembly instruction—into a Snap function and ensure that the function’s  
 420 top-level requirements, specified with @require, faithfully describe the privileges required to execute  
 421 that instruction. Then, Snap will check the call to the function as any other function call, enforcing  
 422 the correct privilege. The rules for checking function calls are described in Section 3.7.

423 A quirk of some collective operations is that, although they need to be invoked with higher compute  
 424 privileges, they often produce results with lower data privileges. For example, the tensor-core opera-  
 425 tion in Figure 2 is invoked at thread[32] granularity but generates output at the thread[1] level.  
 426 That is, even though the call to the tensor call is a convergent operation requiring the thread[32]  
 427 compute privilege, it produces divergent output with thread[1] data privilege. To be able to handle  
 428 these operations be must be able to allow thread[1] state to coexist with the thread[32] privilege.

429 One potential solution is to artificially coarsen the granularity of the operation by having the  
 430 intrinsic internally scatter the thread[1] output into a thread[32] variable. However, this approach  
 431 is often unacceptable for low-level CUDA performance turning. Often, performance engineers need  
 432 to manually schedule and interleave memory and arithmetic instructions to hide latency, with  
 433 loads or stores occurring well in advance of their dependent operations and interleaved with other  
 434 instructions. If we coarsen these operations, we will disallow these optimizations entirely.

435 In Snap, however, this behavior does not pose a problem. Because of the “write down” rule, registers  
 436 can be set up in advance of the operation (e.g., line 14-20 in Figure 2) without violating correctness.

### 3.5 Memory

439 In Snap, there are three mechanisms for obtaining a pointer type. The first method is to directly  
 440 allocate data. The second and third are to obtain offsets into existing data by using partition or

442 claim. These constructs mirror the group and split constructs, and are used to lower the data  
 443 privilege associated with memory.

#### 444 3.5.1 Allocations in Different Memory Spaces.

445 In Section 2.2, we saw that the GPU has distinct memory spaces, like global, local, and shared  
 446 memory. Local allocations reside in either the stack or registers, which Snap can distinguish upfront.  
 447 Shared memory pointers are explicitly annotated with the shared keyword, while global pointers  
 448 are unannotated.

449 The primary memory resource Snap needs to manage are shared memory allocations. Local  
 450 memory allocations are just stack allocations, and don't need special treatment. We also assume that  
 451 sufficient global memory has been allocated before the kernel launch and don't provide a mechanism  
 452 for runtime allocations—this is typically the case in real-world programs.

453 In CUDA, shared memory is a limited resource, typically a few hundred kilobytes per block.  
 454 Programmers manually manage this memory by bumping pointers to allocate offsets for different  
 455 data. Each allocation's pointer must be carefully tracked throughout the program, and exceeding  
 456 the available space will lead to a runtime error. Snap simplifies shared memory management by  
 457 requiring all shared memory allocations have a static size. Since shared memory is only visible to all  
 458 threads in a block, a shared memory allocation is only valid with block[1] privilege. An example of  
 459 such an allocation is shown on lines 28–30 of Figure 6. During compilation, Snap will automatically  
 460 handle the necessary pointer arithmetic to assign each allocation an appropriate offset within the  
 461 shared memory space.

462 The @requires annotation specifies the amount of shared memory a function expects to have  
 463 available, and Snap uses this information to ensure that a function's allocations do not exceed its  
 464 declared limit, and checks whether there is enough shared memory available at its call sites. Figure 6  
 465 declares the amount of shared memory it will require on 2. We use standard techniques to statically  
 466 bound memory usage with Snap's type system.

#### 467 3.5.2 Privileges for Memory.

468 In Section 3.2.2, we focused on tracking for primitive data types and stack allocations, where each  
 469 thread maintained its own local copy of the data. In contrast, pointers into memory, such as global or  
 470 shared memory, do not represent distinct copies, but instead refer to the same underlying storage  
 471 that may be accessed simultaneously by multiple threads. To use them, we must first *lower* their  
 472 privileges, allowing individual threads to write different values to different locations, and then *restore*  
 473 them back to their original privilege before execution continues. .

474 As with variables in Section 3.2.2, lower-privilege data may read from higher-privilege data  
 475 without restrictions. For writes, however, Snap enforces that all pointers into memory be written  
 476 with thread[1] privilege; they therefore must be lowered before they can be safely updated.

477 **Partition.** The partition construct plays the same role for memory that group plays for compute.  
 478 It is used to lower a memory object from a higher privilege to a lower one by assigning each lower  
 479 privilege a distinct offset into the original pointer. It takes the original name of a memory object,  
 480 base\_name, an indexing function f, and a target privilege level[n] to which the memory is being  
 481 lowered, and produces a new variable, new\_name, pointing to the partitioned memory. In Figure 6,  
 482 for example, we partition the C buffer to block[1] privilege on line 25 first, and then lower it further  
 483 to thread[1] privilege on line 78 so that we can actually write to it.

484 Once a memory object has been partitioned, the original name referring to it goes out of scope,  
 485 and the memory can only be accessed through the new name introduced by partition. Each use of  
 486 this new name applies the indexing function f to compute the true offset of the access. Within the  
 487 scope of the partition statement, the original name cannot be repartitioned. Because split denotes

491       unordered composition, Snap prohibits sibling `split` branches from partitioning the same memory  
 492       object. When the scope of the `partition` statement ends, Snap automatically inserts the necessary  
 493       synchronization to restore the memory to its original privilege. The mechanism for inserting and  
 494       optimizing these synchronization points is described in Section 5.1.

495       At this point, it is necessary to consider how different indexing functions affect the possibility  
 496       of data races. If the indexing function is injective, each lower-privilege privilege receives a distinct  
 497       offset into the underlying array, and the resulting partition is free of data races. When the indexing  
 498       function is not injective, multiple privileges may write to the same location, introducing a potential  
 499       data race. Out-of-bounds accesses are undefined behavior.

500       As we discussed in Section 2.2, achieving data-race freedom is *not* one of Snap’s goals, and  
 501       our guarantees continue to hold even when indexing functions are not injective. Because Snap  
 502       automatically inserts the necessary synchronization before the original memory name is restored to  
 503       its higher privilege, Snap ensures that all writes have completed before accessing the orginal name.  
 504       The subsequent uses of that pointer will observe the value written by the last-writer.

505       We believe that extending Snap to reason about data races and out-of-bounds accesses is a promising  
 506       direction for future work.

507       **Claim.** The `claim` construct is the analogue of `split` for memory . Using `claim`, the entire  
 508       memory region can be moved to a lower privilege.

509       Unlike `partition`, `claim` does not take an indexing function. The `claim` construct takes the  
 510       original memory’s name, the target privilege to lower to, and a new name to assign to the lowered  
 511       memory. The `new_name` is accessible only within a single, explicit `split` branch; sibling branches are  
 512       not permitted to read or write from this memory. In Figure 6, we use the `claim` operation on line 63  
 513       to lower the memory to `thread[32]` privilege.

514       As with `partition`, a `split` construct introduces its own scope, and the original name is inacces-  
 515       sible within this scope.

### 517       3.6 Asynchrony

### 518       3.7 Function Composition

520       To check whether a function call is valid, Snap needs to ensure that the call site can provide the set of  
 521       privileges that a function will attempt to use over its execution, and that the arguments passed to the  
 522       function also respect the privileges declared for its input and output types. Both requirements are  
 523       represented explicitly via the `@require` construct.

524       As mentioned in Section 3.2, each function carries a privilege class. We call this top-level privilege  
 525       class the function’s *privilege signature*. The signature specifies the top-level privilege class the  
 526       function *assumes* will be provided to it. This signature represents the *minimum amount* of compute  
 527       and memory resources the function must be called with. In the example above in Figure 6, line 2  
 528       defines the privilege signature. Up to this point, we have described programs written *inside* functions  
 529       under the assumption that the resource signature can be satisfied. In Section 3.2, for example, we  
 530       used this signature to set up the top-level privilege class for the function.

531       **Compute privileges.** At a function’s call site, then, we need to ensure that the function’s privilege  
 532       signature can be satisfied. Snap compares the current compute privilege with the one required by the  
 533       function, and verifies that only functions whose privilege signatures can be satisfied are called.

534       **Per-argument checks.** In Snap, functions have pass-by-value semantics. For arguments, we  
 535       distinguish between primitive data types and pointers to memory. For primitive data types, like `int`,  
 536       `bool`, and stack allocations, users can pass either arguments that live at or above the data privilege  
 537       specified by the function’s signature. For pointers, we allow passing pointers that live at higher data  
 538       privileges.

privilege if the pointer is marked as `const`, indicating that it will only be used for reading (line 4 and 5 in Figure 2). Otherwise, we require that pointers match the exact privilege of the function signature.

### 3.8 Unsafe

Snap also has an unsafe construct that lets users inline collective operations that have not been explicitly added as intrinsics in the compiler. After using `unsafe`, these operations can be wrapped in a function whose signature declares the compute privileges required to call it.

## 4 Formalism

Having introduced the full Snap language, we now describe Bundl, a core calculus that formalizes its most fundamental aspects by statically tracking compute and data privileges. We use Bundl to prove that well-typed Snap programs are not only type-safe, but will also never get stuck trying to execute operations for which they do not have the required compute resources.

In this section, we describe Bundl’s type system and operational semantics—in particular how it manages compute and data privileges—and build up to a formal proof of type-and-privilege safety. By instrumenting Bundl’s operational semantics with privileges, our safety theorem can guarantee that dynamically-realized privileges match the ones inferred by the type system.

### 4.1 Bundl Type System

The core idea in Bundl is to track, at the type-level, the program’s current compute and data privilege. To achieve this, we borrow techniques from the literature on *coeffects* [16] and *dependency tracking* [1]. In particular, the compute privilege is tracked on the typing judgment, which has the form  $\Gamma \vdash^\pi e : \tau$  for expressions and  $\Gamma \vdash^\pi s$  for statements; the  $\pi$  over the  $\vdash$  is the compute privilege of  $e$  and  $s$ .

The  $\pi$ s themselves are pairs of levels  $h$  of the GPU hierarchy at which each privilege lives (either Thread, Block or Grid), and numbers tracking the size of the logical group denoted by each privilege. Bundl’s  $\pi$ s directly correspond to privileges in Snap.

Each variable in the typing context has a data privilege attached to it; data can only be read or written from a variable when its privilege matches that of the code interacting with it. This requirement is made manifest in the `T-VAR` rule, which can be found in Figure 12. The premise of this rule also reveals that the context  $\Gamma$  maps variables to both types  $\tau$  and also the privileges  $\pi$  with which they may be read and written.

Figure 12 also shows other key rules, and these rules fall into two main categories: rules for managing the current compute privilege and rules for managing data privileges.

**4.1.1 Compute Privilege Management.** In Snap, there are two operations which manage compute privileges: `group` and `split`. In Bundl, to better model the details of privilege attenuation , we introduce a third construct, `destruct`.

Bundl’s `group` statement directly corresponds to Snap’s, and is checked by the `T-GROUP` rule. Given some privilege that can be divided into  $q$  equally sized smaller privileges  $\pi$ , the statement `group q s` will check with privilege  $q \cdot \pi$  provided that  $s$  itself checks with privilege  $\pi$ . The starting privilege is of the form  $q \cdot \pi$ , and encodes Snap’s alignment requirement.

The `split` statement, meanwhile, is checked by the `T-SPLIT` rule, and functions like a binary version of the n-ary splitting construct in Snap. It enforces the same divisibility requirements to ensure that the privileges of code and data remain properly aligned, and then checks the two sub-statements  $s_1$  and  $s_2$  with the divided, smaller privileges.

The final rule for managing compute privileges is `T-DESTRUCT`, which handles downward movement from one level of the GPU hierarchy to another and makes explicit in Bundl programs exactly where such movement occurs. The  $\downarrow$  operation on  $\pi$ s “destructs” the privilege into a many smaller

589	$\boxed{\Gamma \vdash^\pi e : \tau}$	<i>(Expression typing)</i>
590		$\frac{x :^\pi \tau \in \Gamma}{\Gamma \vdash^\pi x : \tau}$ T-VAR
591		
592		
593	$\boxed{\Gamma \vdash^\pi s}$	<i>(Statement typing)</i>
594		
595		$\frac{\Gamma \vdash^{(h,n_1)} s_1 \quad \Gamma \vdash^{(h,n_2)} s_2 \quad n_1, n_2 \text{ align to } n}{\Gamma \vdash^{(h,n)} \text{split}(n_1, n_2)\{s_1\}\{s_2\}}$ T-SPLIT
596		
597		
598		where $n_1, n_2 \text{ align to } n ::= (n_1 + n_2 \leq n) \text{ and } (n_1   n) \text{ and } (n_2   n) \text{ and } (n_2   n_1 + n)$
599		
600	$\frac{\Gamma \vdash^\pi s}{\Gamma \vdash^{q \cdot \pi} \text{group } q \ s}$ T-GROUP	$\frac{\Gamma, y : \downarrow^\pi \tau[]^l \vdash^\pi s \quad l \neq \text{Local}}{\Gamma, x :^\pi \tau[]^l \vdash^\pi \text{lower } x \text{ into } y \text{ in } s}$ T-LOWER
601		
602		
603	$\frac{\Gamma, y :^{(h,n/c)} \tau[]^l \vdash^{(h,n)} s \quad c   n \quad l \neq \text{Local}}{\Gamma, x :^{(h,n)} \tau[]^l \vdash^{(h,n)} \text{partition } x \text{ into } y \text{ by } c \text{ in } s}$ T-PARTITION	$\frac{\Gamma \vdash^\pi s}{\Gamma \vdash^\pi \text{destruct in } s}$ T-DESTRUCT
604		
605		
606		
607	$\frac{\Gamma, y :^{(h,n')} \tau[]^l \vdash^{(h,n')} s \quad n' \leq n \quad l \neq \text{Local}}{\Gamma, x :^{(h,n)} \tau[]^l \vdash^{(h,n)} \text{claim } x \text{ into } y \text{ at } n' \text{ in } s}$ T-CLAIM	
608		
609		

Fig. 12. Core typing rules of Bundl. The typing rules presented here are a simplified selection of the full rules, which can be found in Appendix A.2.

privileges at a lower level;  $\downarrow(\text{Grid}, 1) = (\text{Block}, B)$  and  $\downarrow(\text{Block}, 1) = (\text{Thread}, T)$ , where  $B$  and  $T$  are parameters to a particular instantiation of Bundl to describe the number of blocks per grid and threads per block.<sup>2</sup> Because  $\downarrow$  is only defined on  $(\text{Grid}, 1)$  and  $(\text{Block}, 1)$ , the rule enforces that one can only destruct their compute privilege when they have privileges for exactly one grid or block.

**4.1.2 Data Privilege Management.** The mechanism for managing data privileges mirrors that of compute privileges, with each operation for data corresponding to an operation for code.

The partition operation is analogous to group-ing a compute privilege. The typing rule for this operation, T-PARTITION, requires that the data privilege of the variable to be partitioned,  $x$ , is the same as the current compute privilege. After partitioning, a fresh variable  $y$  is introduced with a new privilege  $\pi/c$ . We use  $\pi/c$  as a shorthand to denote a division of a privilege  $\pi$  into  $c$  equally-sized, smaller privileges. Within the body of the partition statement, we disallow any references to the original variable  $x$ . Then, we continue checking the body of the partition statement against the original compute privilege  $\pi$  because the partition has no effect on the current compute privilege.

Unlike partition, which divides up a piece of data equally into lower privileges, the claim operation, mirroring the split construct, gives the entire variable to exactly one, smaller privilege. Accordingly, Bundl needs to ensure that only one branch of a split operation, with the appropriate  $\pi$ , can refer to the claimed variable. To ensure that this is the case, the T-CLAIM rule links the data privilege of the variable to the compute privilege of the code claiming it by changing both at the same time. This represents a minor difference from Snap, which implements additional static analysis to ensure that a claimed variable is only accessed in a single split branch.

<sup>2</sup>Bundl is abstracted over these  $B$  and  $T$  values, so instead of tracking classes of privileges the way that Snap does, it only tracks the top-level privilege described in Section 3.2.

$$\begin{array}{c}
638 \quad \frac{L(t), S(b), \Sigma, t, b, 0 \vdash^{(\text{Grid}, 1)} s \rightsquigarrow s' \dashv \eta', \sigma', \Sigma' \quad P(t, b) = s}{L, S, \Sigma, P \rightsquigarrow L[t \mapsto \eta'], S[b \mapsto \sigma'], \Sigma', P[(t, b) \mapsto s']} \text{ S-PROGRAM} \\
639 \\
640 \\
641 \quad \frac{p < n_1 \quad n_1, n_2 \text{ align to } n \quad \eta, \sigma, \Sigma, t, b, p \vdash^{(h, n_1)} s_1 \rightsquigarrow s'_1 \dashv \eta', \sigma', \Sigma'}{\eta, \sigma, \Sigma, t, b, p \vdash^{(h, n)} \text{split}(n_1, n_2)\{s_1\}\{s_2\} \rightsquigarrow \text{split}(n_1, n_2)\{s'_1\}\{s_2\} \dashv \eta', \sigma', \Sigma'} \text{ S-SPLIT-LEFT} \\
642 \\
643 \\
644 \\
645 \quad \frac{p \geq n_1 \quad p < n_1 + n_2 \quad n_1, n_2 \text{ align to } n \quad \eta, \sigma, \Sigma, t, b, p - n_1, \vdash^{(h, n_2)} s_2 \rightsquigarrow s'_2 \dashv \eta', \sigma', \Sigma'}{\eta, \sigma, \Sigma, t, b, p \vdash^{(h, n)} \text{split}(n_1, n_2)\{s_1\}\{s_2\} \rightsquigarrow \text{split}(n_1, n_2)\{s_1\}\{s'_2\} \dashv \eta', \sigma', \Sigma'} \text{ S-SPLIT-RIGHT} \\
646 \\
647 \\
648 \\
649 \quad \frac{\eta, \sigma, \Sigma, t, b, p \text{ mod } n \vdash^{(h, n)} s \rightsquigarrow s' \dashv \eta', \sigma', \Sigma'}{\eta, \sigma, \Sigma, t, b, p \vdash^{(h, q \cdot n)} \text{group } q \ s \rightsquigarrow \text{group } q \ s' \dashv \eta', \sigma', \Sigma'} \text{ S-GROUP} \\
650 \\
651 \\
652 \quad \frac{\eta, \sigma, \Sigma, t, b, t \text{ mod } T \vdash^{(\text{Thread}, T)} s \rightsquigarrow s' \dashv \eta', \sigma', \Sigma'}{\eta, \sigma, \Sigma, t, b, 0 \vdash^{(\text{Block}, 1)} \text{destruct in } s \rightsquigarrow \text{destruct in } s' \dashv \eta', \sigma', \Sigma'} \text{ S-DESTRUCT-BLOCK} \\
653 \\
654
\end{array}$$

Fig. 13. Core semantic rules of Bundl. As with the typing rules, we present only a simplified selection of the full rules, which can be found in Appendix A.3.

Lastly, the **T-LOWER** rule mirrors the **T-DESTRUCT** rule; it uses the  $\downarrow$  operator to move a variable from one level of the hierarchy to another, distributing it equally among all the child privileges in the same manner as **T-PARTITION**.

## 4.2 Bundl Semantics

Having explained the key rules of the type system, we can move on to discuss Bundl’s operational semantics. To reflect the fact that GPU programs execute in parallel across numerous threads, we model the semantics of Bundl in the style of Turon et al. [22], using a two-level small step judgment. We present the key rules of this semantics in Figure 13.

The top level (i.e., device-level) judgment has just one rule: **S-PROGRAM**. This rule acts as a “frame” for the lower level (i.e., thread-level) judgment, and steps a collection of thread-id-indexed local memories ( $L$ ), a collection of block-id-indexed shared memories ( $S$ ), a global memory ( $\Sigma$ ), and a *thread pool* to an updated collection of memories and thread pool. The thread pool maps thread and block ids to code, intuitively representing the program being executed by each thread at the current moment. The **S-PROGRAM** non-deterministically chooses a thread id and block id and steps it according to the thread-level judgment. This allows the semantics to model the full range of non-deterministic behavior arising from the GPU’s thread scheduler.<sup>3</sup>

The thread-level judgment has the shape  $\eta, \sigma, \Sigma, t, b, p \vdash^\pi s \rightsquigarrow s' \dashv \eta', \sigma', \Sigma'$ . The  $\eta$ s in this judgment represent the thread’s local memory, the  $\sigma$ s represent the shared memory, the  $\Sigma$ s represent global memory, and the  $s$ ’s represent the statement being executed by the thread. The primed versions of each of these are the output of the step judgment. Critically, notice that a  $\pi$  also appears on the thread-level judgment just as it does on the typing judgment. This is because the thread semantics *dynamically tracks and verifies privileges*. The same way a program can get stuck if a value does not have the right type, the semantics of Bundl also get stuck if code attempts to access data or invoke

<sup>3</sup>In reality, the GPU’s thread scheduler guarantees that warps execute their threads in lockstep, but this modeling every thread as completely independent is both simpler and a conservative overestimate of the nondeterministic behavior of the GPU.

687 commands with the wrong privilege. This runtime privilege is present in Bundl, but is erased by Snap  
 688 during compilation; we will later use it to prove that well-privileged programs will always execute  
 689 with the same privilege that the type system checked them against.

690 Other variables in the judgment track the positions of threads within their scopes. The  $t$  variable  
 691 represents the thread's id,  $b$  is the id of the block in which the thread lives, and  $p$  is the relative  
 692 position of the thread in the compute privilege with which it is executing. For example, threads  
 693 with a (Thread,4) privilege each have a unique  $p$  between 0 and 3, while threads with a (Block,16)  
 694 privilege will have the same  $p$  within in each block, between 0 and 15 depending on the block.

695 The semantic rules for privileges involve manipulating  $p$  to track which threads take which code  
 696 paths when privileges are split or grouped. Notice that in the **S-PROGRAM** rule, the thread stepping  
 697 judgment always begins with privilege (Grid,1): all the privilege management rules are congruences,  
 698 handling further evaluation with lower privileges as determined by the particular rule used.

699 These rules take great care to ensure that  $p$  always describes the relative position of a compute  
 700 resource within its privilege; the payoff is that Bundl's semantics can later use this  $p$  value to model  
 701 the way that Snap automatically adjusts indices into data when partitioning a data privilege.

702 Beyond these key rules for compute privilege management, we have modeled many of the other  
 703 features of Snap, such as asynchronous operations and thread synchronization, in Bundl. To handle  
 704 features like these we equip the operational semantics with additional structure, including sets of  
 705 semaphores [10] for thread syncs and a stack of effect handlers for modeling deferred asynchronous  
 706 computations in the style of Ahman and Pretnar [2]. We have elided these details here for simplicity,  
 707 but interested readers can see further details in Appendix A.3.

### 708 4.3 Soundness Theorem

710 Together, the type system and operational semantics help us prove the following syntactic soundness  
 711 theorem, which says that Bundl programs are type safe and do not get stuck trying to execute  
 712 operations for which they lack the required privilege:

713 THEOREM 4.1. (*Type-and-Privilege Safety*). For any program  $s$  such that  $\Gamma \vdash^\pi s$ , either:

- 714 (1)  $s$  is skip, or
- 715 (2) for any well-typed environments  $\eta, \sigma$ , and  $\Sigma$ , there is an  $s', \eta', \sigma'$ , and  $\Sigma'$  such that  
 716  $\eta, \sigma, \Sigma, t, b, p \vdash^\pi s' \rightsquigarrow \eta', \sigma', \Sigma'$  where  $\eta', \sigma'$ , and  $\Sigma'$  are well-typed by an extension of  $\Gamma'$ .

717 PROOF. Via the usual progress and preservation lemmas. The full proof of these lemmas can be  
 718 found in Appendix A.4.  $\square$

721 It is worth noting that this soundness theorem is a safety theorem, not a liveness theorem. The  
 722 theorem does guarantees that if all threads that can reach a point in the program with statically-  
 723 determined privilege  $\pi$  do reach that point, then those threads will be logically grouped according to  
 724 that same privilege  $\pi$ . It does not, however, guarantee that all threads that *can* reach the point will  
 725 eventually do so. Indeed, in the presence of nontermination, liveness does not hold: a subset of the  
 726 threads could split off and loop forever. While we believe the liveness version of this theorem holds  
 727 for a terminating fragment of Bundl, it is beyond the scope of this paper—such proofs are notoriously  
 728 challenging and are often research contributions [3, 11, 22] in and of themselves. We hope to tackle  
 729 this proof for Bundl in future work.

### 730 5 Implementation

731 Snap is implemented as an embedded language in Python. Once a program type checks, Snap lowers it  
 732 to a CUDA file. All privilege information is erased during this step, and the generated CUDA contains  
 733 no run-time checks. The file can then be compiled by nvcc, NVIDIA's closed-source compiler, to

736 produce an executable. Because Snap operates at roughly the same abstraction level as CUDA, there  
 737 is a one-to-one mapping between most language constructs and their CUDA counterparts. A notable  
 738 change is the addition of three parameters to each device function: the thread's relative ID, the block's  
 739 ID, and an offset into shared memory that it can use for allocations.

740 While most of Snap's implementation is straightforward, inserting synchronization points is more  
 741 involved, which we discuss now.

## 742 5.1 Inserting Synchronization

744 As described in Section 3.5, once data has been partitioned, Snap is responsible for  
 745 inserting the appropriate synchronization when the partition's scope ends.

746 To determine where these synchronization points need to be inserted, Snap  
 747 constructs a *data-control-flow graph* from the program. Each node corresponds to  
 748 a partition, and each edge captures program-order precedence: the parent partition  
 749 must complete before the child begins. The graph can have backedges introduced  
 750 through loops. In this graph, each partition is categorized as a *read* or a *write*  
 751 partition. A synchronization point is inserted before entering a partition if either  
 752 of two conditions holds:

- 753 (1) If the parent partition is a write partition, a synchronization point is inserted  
 754 to ensure that the current partition observes the most recent data.
- 755 (2) If the current partition is a write partition, a synchronization point is inserted  
 756 to ensure that all preceding reads on the same memory have completed.

757 Figure 14 shows an example graph with the synchronization points derived from  
 758 these two conditions. The inferred synchronization points in Figure 6 have also  
 759 been marked on lines **TODO**.

760 Using this information, Snap emits *wait* operations before a partition begins (to  
 761 wait for its parent) and *arrive* operations when a partition ends (to signal completion).  
 762 CUDA exposes a general split-barrier primitive that we use to implement these  
 763 waits and arrives. For special cases, such as synchronizing an entire block or warp,  
 764 Snap instead uses primitives like `__syncthreads()` or `__syncwarp()`.

765 Synchronization for asynchronous data movement is handled in exactly the  
 766 same way and uses the same underlying graph. CUDA allows asynchronous load  
 767 operations to be associated with a split barrier, so Snap binds each asynchronous  
 768 transfer to the appropriate wait–arrive pair inferred from the graph. Certain features,  
 769 such as commit-group–style synchronization (), require additional reasoning, and  
 770 Snap performs further static analysis to insert the necessary synchronization around  
 771 these operations.

772 Given this setup, naively inserting synchronization immediately after each par-  
 773 tition scope would be correct but prohibitively slow. To avoid this, Snap applies two optimization  
 774 passes. A wait-motion pass pushes waits downward toward the first use of the partitioned name, and  
 775 an arrive-motion pass pulls arrives upward toward its last use, reducing unnecessary stalls while  
 776 preserving correctness.

## 777 6 Evaluation

779 We evaluate Snap in the context of the four main questions:

- 781 **RQ1** Can Snap express a diversity of CUDA programs?
- 782 **RQ2** Can Snap express programs that use advanced GPU features?
- 783 **RQ3** Can Snap match the performance of existing, speed-of-light CUDA code?




Fig. 14. An example data-control-flow graph lifted by Snap with its inferred synchronization points.

785     Although the following question is not central to our paper’s main claims—since library design  
 786     ultimately reflects choices made by programmers, and our language allows abstraction design much  
 787     like any other language—we were, nevertheless, curious to explore it based on empirical and anecdotal  
 788     observation:

789     **RQ4** Can Snap help build compositional libraries that users can use with confidence?

790     To perform this evaluation, we use two GPUs. The first is the NVIDIA H100 SXM5, a server-grade  
 791     chip that supports tensor-core operations and a dedicated hardware copy engine, the Tensor Memory  
 792     Accelerator. Notably, the H100 introduces a new *logical* level called the *warp group* (collection of  
 793     4-aligned warps), and we show that our programming model can accommodate this new level.  
 794     Moreover, because the H100 has historically served as the primary GPU for large-scale AI training,  
 795     many CUDA kernels on this hardware are already highly optimized and achieve near-speed-of-  
 796     light performance, providing a rigorous baseline for comparison. To ensure our results generalize  
 797     beyond the H100, we additionally test programs on a second GPU, the NVIDIA 4070 SuperTi GPU, a  
 798     consumer-grade chip.

799     Like mentioned in Section 5, when name typechecks a program, it produces a CUDA file. We  
 800     compile the CUDA file with nvcc version with flags . To measure performance of our benchmark,  
 801     we set up the values from an input using a random number generator. We use the average running  
 802     time sampled across 10 iterations, with a warm-up of 5 iterations.

803     **6.1 RQ1: Can Snap express a diversity of CUDA programs?**

804     To answer this research question, we evaluate Snap on two benchmarks: a sequence of matrix  
 805     multiplication kernels that grow in complexity and a single-pass parallel prefix scan with decoupled  
 806     look-back that requires programmers to think carefully about multiple points of convergence.

807     *Matrix Multiplication.* We chose matrix multiplication as our first benchmark for two main reasons.  
 808     First, there exist several implementations that achieve near-peak performance, providing a strong  
 809     baseline. Second, matrix multiplication allows for a range of increasingly sophisticated implementa-  
 810     tions that stress different parts of the language, making it ideal for evaluating expressiveness.

811     To undertake this exploration, we adapt the codebase from to implement a matrix multiplication  
 812     on the float datatype, also known as sgemm, in Snap. As this is a float benchmark, it *does not need*  
 813     to use advanced GPU features like asynchrony or tensor cores to achieve speed-of-light performance.  
 814     We will discuss these advanced features in Section 6.2.

815     We implement several variants of the sgemm benchmark, reproduced in Appendix . These include a  
 816     naive baseline, a version that exploits memory coalescing, 2D blocking with shared-memory staging,  
 817     2D blocking with vectorized loads, and a warp-tiling strategy that effectively introduces an additional  
 818     level of tiling from the perspective of a warp. We find that the runtime performance of our Snap  
 819     implementations closely matches that of the original versions. This is expected, since the generated  
 820     code is nearly identical to the hand-written versions, aside from small differences such as hoisted  
 821     expressions and a few index calculations. The downstream compiler (nvcc) readily inlines hoisted  
 822     expressions that are used only once, so the performance-critical inner loops remain effectively  
 823     unchanged.

824     *Single-pass Parallel Prefix Scan with Decoupled Look-Back.* We also implement scan, a widely used  
 825     parallel primitive, in Snap. We focus on the prefix-sum scan, which computes, for each position in an  
 826     array, the sum of all elements up to that position. Prefix-sum sits in a different corner of the GPU  
 827     design space from matrix multiplication: it is memory intensive, requires careful attention to the  
 828     convergence behavior of different threads, and traditionally requires multiple passes over data.

834 We implement the single-pass parallel prefix scan with decoupled look-back, introduced by Merrill  
 835 and Garland , an elegant algorithm that does not require multiple passes over the input data. In  
 836 this algorithm, each block computes a local prefix sum over its assigned region of the array. Once  
 837 finished, it writes the final element of its region into a global array. Each block then *looks back* to  
 838 accumulate the contributions of prior blocks, allowing them to independently determine the global  
 839 prefix without a full sweep over memory. This decoupled look-back mechanism lets blocks progress  
 840 at different speeds while still producing correct global results.

841 The algorithm involves several distinct points of convergence. Within each block, work is de-  
 842 composed into fine-grained thread-level and warp-level scans. After producing the local result,  
 843 blocks publish their partial prefix to global memory. Finally, each block waits until enough prefix  
 844 information from earlier blocks becomes available, at which point it accumulates the value and  
 845 completes its section of the global scan.

846 We implement this full strategy in Snap, available in Appendix . Our implementation uses the  
 847 unsafe feature to implement a global-memory spinlock that lets blocks check when the preceeding  
 848 block's data is ready.

849

850

851

## 852 6.2 RQ2: Can Snap express programs that use advanced GPU features?

853 To test whether Snap can express programs that use advanced features of modern GPUs, we write a  
 854 matrix multiplication for the bf16 datatype for the H100.  
 855

856 This benchmark is an acid test of our language, as the H100 bf16 matrix multiplication pushes  
 857 several language features to the extreme. To write a matrix multiplication that can hit peak throughput  
 858 on an H100, we need to write a warp-specialized kernel that uses the Tensor Memory Accelerator  
 859 (TMA) , an asynchronous hardware copy engine that can move tiles of data at a time, and uses  
 860 the warp-group–level tensor core instructions, or `wmma`, specifically introduced for the Hopper  
 861 architecture.

862 The implementation works as follows. First, we assign each block on our machine a logical tile of  
 863 the output to compute. The block is then divided into a producer warp-group and a set of consumer  
 864 warp-groups, where the producer loads data for multiple consumers, and both must signal to each  
 865 other when one is done loading and the other is ready to compute. In this way, the benchmark  
 866 overlaps computation with data movement by pipelining loads.

867 The implementation in Snap looks different from normal CUDA code, particularly in how pipelining  
 868 is expressed. Since Snap uses `names` and subsequent `partition` or `claim` constructs to determine the  
 869 synchronization each region requires, when pipelining, we cannot dynamically change the pipeline  
 870 slot simply by maintaining an index variable that wraps around based on the pipeline length. Instead,  
 871 each pipeline slot must be given a separate name so that Snap can track them independently and  
 872 actually overlap compute with data-movement. This leads to pipeline slots that must be individually  
 873 named and forces the load logic to be effectively “unrolled,” since we can no longer iterate over a  
 874 pipeline-slot index. In turn, this forces that all pipelines in Snap be statically sized. In practice, these  
 875 pipelines are statically sized in CUDA anyway because they occupy shared memory, which is a small,  
 876 finite resource that must be explicitly managed.

877 Notably, for this benchmark, to get the `wmma` instruction to work we did not need to add a special  
 878 privilege in our language; we could simply use `thread[128]`. We did, however, need to add a special  
 879 TMA asynchronous data-movement construct, since Snap will eventually need to synchronize these  
 880 transfers.

881

882

### 883 6.3 RQ3: Can Snap match the performance of existing, speed-of-light CUDA code?

884 In Section 6.1 and Section 6.2, we examined programs that expressed the same computation in  
 885 multiple ways, expressed operations that rely on multiple points of convergence, and used advanced  
 886 GPU features. We now discuss the performance of these programs.

887 The performance of the matrix multiplication benchmarks is shown in , where we demonstrate  
 888 that Snap is competitive with cuBLAS [5].

889 For the prefix scan, we compare our performance to , the library introduced earlier in Section 1,  
 890 and show that we can reach approximately % of CUB’s peak bandwidth.

891 Finally, we evaluate our H100 implementation and show that it is competitive with cuBLAS on  
 892 square sizes, falling between %. We emphasize that this is an exacting benchmark, and achieving this  
 893 level of performance requires writing large kernels with precise control over low-level features.  
 894

### 895 6.4 Case Study: Can Snap help with library design?

896 Over the course of our evaluation, we found ourselves developing a small library of functions—similar  
 897 in spirit to the CUB library—that we could call to execute our operations. Based on our experience,  
 898 we would like to study, qualitatively, if Snap can help programmers design libraries that they can  
 899 compose with confidence.

900 As mentioned in Section 1, CUB occupies a unique design point in the GPU library ecosystem.  
 901 Unlike many other libraries such as cuBLAS [5], cuDNN [6], and cuSPARSE [7], which provide  
 902 global interfaces that users can call and configure, CUB provides a device-side library organized into  
 903 different levels. It makes these levels apparent by prefixing each of its functions with Device, Block,  
 904 and Thread. The single-scan prefix sum in Section 6.1 used these functions in Snap already.

905 Let’s turn our attention to a particular CUB function—the store function—and examine how it is  
 906 equivalently expressed in Snap, and how Snap’s type system reifies the assumptions implicit in CUB.

907 In CUB, the store function is implemented as a class, as shown below:

```
909 1 template<typename T, int BlockDimX,
910   2     int ItemsPerThread, BlockLoadAlgorithm Algorithm = BLOCK_LOAD_DIRECT,
911   3     int BlockDimY = 1, int BlockDimZ = 1>
912   4 class BlockStore:
```

912 To use it, users must first instantiate an object of this class, and then call it with shared memory.

```
914 1 using BlockLoad = cub::BlockLoad<int, 128, 4, BLOCK_LOAD_DIRECT>;
915 2 // Allocate shared memory for BlockLoad
916 3 __shared__ typename BlockLoad::TempStorage temp_storage;
917 4 int thread_data[4]; // Thread local data
918 5 BlockLoad(temp_storage).Load(d_data, thread_data);
```

918 CUB exposes a leaky abstraction, where information about the number of threads, block sizes, and  
 919 other details seeps through:

- 921 (1) The CUB documentation needs to specify the number of threads that the function can assume  
 922 to be available, because within the function, each thread must locate itself in the computation  
 923 and use its `threadIdx.x` accordingly. If the starting `threadIdx.x` is not 0, the function must  
 924 compute its relative ID internally.
- 925 (2) The “item per thread” design is interesting and serves two purposes. The first is related to  
 926 performance: if loops have constant bounds, they can be unrolled, enabling downstream  
 927 optimizations. The second is related to correctness: the function relies on the assumption  
 928 that all threads call the function with an equal number of values to load.
- 929 (3) The CUB documentation also needs to specify that `thread_data` can be data local to each  
 930 thread.

- 932       (4) Finally, the CUB documentation specifies that if shared memory is being overwritten, a  
 933        `__syncthreads()` call must be made to ensure that all reads have completed.

934       On the other hand, the same function has a completely different interface in Snap:

```
936 1 #include <cuda.h>
937 2 #include <device.h>
938 3 def load(src: ptr(const(shared(int))) @ block[1],
939 4         item_per_thread : int @ block[1],
940 5         total_size: int @ block[1],
941 6         thread_data : ptr(int) @ thread[1]):
```

940       In Snap, we are able to encapsulate code effectively, reducing the need to communicate numerous  
 941       implementation details through documentation:

- 943       (1) We do not need to pass in the number of threads at all. Whenever Snap calls a function, it  
 944        threads the relative ID through, so each function can be written locally as if it were running  
 945        alone, rather than having to determine where the thread resides in the global array.
- 946       (2) We do not need to make `item_per_thread` a template argument for *correctness*. Its frequency  
 947        is set at the function signature, so Snap will never allow a function to be called with a  
 948        lower-privilege value.
- 949       (3) In our interface, `thread_data` is explicitly set to a thread-local value. Since it is not marked  
 950        as `const`, Snap conservatively assumes it may be written to, and enforces at compile time  
 951        that only `thread[1]` values are passed in.
- 952       (4) Finally, using our synchronization pass outlined in Section 5.1, a `__syncthreads()` call will  
 953        be inserted automatically if `src` is going to be used for writing.

## 955 7 Related Work

956       *GPU Programming Languages.*

958       *Theoretic Foundations.* The design of Bundl is heavily inspired by existing work on coeffect systems  
 959       [16, 17] and dependency tracking [1]. Coeffects allow type systems to talk about how programs  
 960       depend on their environments, and have achieved widespread use in Rust [20] in the form of linear  
 961       types. In Snap and Bundl, privileges act like coeffects by describing what compute resources are  
 962       necessary for programs to execute. Dependency tracking calculi, meanwhile, allow type systems to  
 963       track how data and code depend on each other, and have commonly been used to implement secure  
 964       information flow analyses [9]. In Bundl, low privilege data is unable to flow into high privilege contexts,  
 965       and we use dependency tracking to capture this restriction in Bundl’s type system.

## 966 8 Conclusion, Limitations, and Future Work

968       We have presented Snap, a new low-level GPU language that statically guarantees safe usage of  
 969       compute resources by construction, and have demonstrated that it is possible to achieve this safety  
 970       without sacrificing performance. We hope our design can inform the implementation of existing  
 971       libraries like CUB that attempt to achieve the same goals without static enforcement.

972       We believe Snap is ripe for extension with additional features and capabilities to further improve its  
 973       expressivity and usefulness to GPU programmers. Currently, Snap does not have support for explicit  
 974       pointers; programmers must use built-in constructs in order to interact with memory. However, prior  
 975       work like Descend [13] provides a promising template for extending Snap with more permissive  
 976       pointer usage. In particular, were we to restrict Snap’s partition construct to a specific set of  
 977       injective functions identified by Descend, we believe we could guarantee data-race freedom in Snap.

978       Another promising area for future work is expanding the set of architectures on which Snap and  
 979       its design principles can be used. While Snap currently only supports programming the GPU, we

believe we can extend the core ideas cleanly to the boundary with the CPU and in general to other heterogeneous hardware architectures. Indeed, we do not think that the idea of compute privileges is useful only on the GPU, and we would like to investigate how we might adapt Snap to other hierarchical programming systems. Conversely, we also believe it is possible for Snap to support more GPU architectures featuring even coarser-grained tensor-core operations like Blackwell [8].

We also would like to improve the ergonomics of programming with Snap, in particular by improving the pipelining experience and providing users with more control over synchronization. As we saw in Section 6.2, Snap requires pipeline slots to be explicitly named and all pipelines to be statically sized. We believe we can improve upon this by adding explicit language constructs for organizing pipelines to reduce boilerplate code in this case. Similarly, all syncs are currently handled by Snap’s compiler, but we would like to extend the language with user-level synchronization operations, leveraging the existing privilege system to avoid deadlocking.

On the theoretical side, we are interested in further exploration of Bundl. In particular, we would like to examine a terminating fragment of the calculus and prove the liveness property discussed in Section 4.3: that every thread in the logical grouping denoted by privilege  $\pi$  will always reach the parts of a program with that code privilege. We believe this is equivalent to showing that all threads with the same privilege always execute the same code and observe the same data, and are optimistic that this can be proved via logical relation, following in the footsteps of Turon et al. [22] and Spies et al. [18, 19].

## References

- [1] Martín Abadi, Anindya Banerjee, Nevin Heintze, and Jon G. Riecke. 1999. A core calculus of dependency. In *Proceedings of the 26th ACM SIGPLAN-SIGACT symposium on Principles of programming languages* (San Antonio Texas USA, 1999-01). ACM, 147–160. [doi:10.1145/292540.292555](https://doi.org/10.1145/292540.292555)
- [2] Danel Ahman and Matija Pretnar. 2021. Asynchronous effects. *Proceedings of the ACM on Programming Languages* 5, POPL (Jan. 2021), 1–28. [doi:10.1145/3434305](https://doi.org/10.1145/3434305)
- [3] Lars Birkedal, Filip Sieczkowski, and Jacob Thamsborg. 2012. A Concurrent Logical Relation. In *Computer Science Logic (CSL’12) - 26th International Workshop/21st Annual Conference of the EACSL (2012)*. Schloss Dagstuhl – Leibniz-Zentrum für Informatik, 107–121. [doi:10.4230/LIPIcs.CSL.2012.107](https://doi.org/10.4230/LIPIcs.CSL.2012.107)
- [4] NVIDIA Corporation. 2025. cub::BlockReduce. [https://nvidia.github.io/ccl/cub/api/classcub\\_1\\_1BlockReduce.html](https://nvidia.github.io/ccl/cub/api/classcub_1_1BlockReduce.html)
- [5] NVIDIA Corporation. 2025. cuBLAS. <https://docs.nvidia.com/cuda/cUBLAS/index.html>
- [6] NVIDIA Corporation. 2025. cuDNN. <https://docs.nvidia.com/deeplearning/cudnn/latest/>
- [7] NVIDIA Corporation. 2025. cuSPARSE. <https://docs.nvidia.com/cuda/cusparse/index.html>
- [8] NVIDIA Corporation. 2025. NVIDIA Blackwell Architecture Technical Brief. (2025). <https://resources.nvidia.com/en-us-blackwell-architecture>
- [9] Dorothy E. Denning and Peter J. Denning. 1977. Certification of programs for secure information flow. *Commun. ACM* 20, 7 (July 1977), 504–513. [doi:10.1145/359636.359712](https://doi.org/10.1145/359636.359712)
- [10] Edsger Wybe Dijkstra. 1963. Over de sequentialiteit van procesbeschrijvingen. (1963). <https://training-ir7.tdl.org/handle/123456789/594>
- [11] Azadeh Farzan, Zachary Kincaid, and Andreas Podelski. 2016. Proving Liveness of Parameterized Programs. In *Proceedings of the 31st Annual ACM/IEEE Symposium on Logic in Computer Science*. ACM, New York NY USA, 185–196. [doi:10.1145/2933575.2935310](https://doi.org/10.1145/2933575.2935310)
- [12] Troels Henriksen, Niels G. W. Serup, Martin Elsman, Fritz Henglein, and Cosmin E. Oancea. 2017. Futhark: purely functional GPU-programming with nested parallelism and in-place array updates. In *Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation*. ACM, Barcelona Spain, 556–571. [doi:10.1145/3062341.3062354](https://doi.org/10.1145/3062341.3062354)
- [13] Bastian Köpcke, Sergei Gorlatch, and Michel Steuwer. 2024. Descend: A Safe GPU Systems Programming Language. 8 (2024), 841–864. Issue PLDI. [doi:10.1145/3656411](https://doi.org/10.1145/3656411)
- [14] NVIDIA Corporation. 2025. CUB: CUDA Unbound. <https://docs.nvidia.com/cuda/cub/index.html> CUDA Toolkit Documentation.
- [15] NVIDIA Corporation. 2025. CUDA C++ Programming Guide. NVIDIA. <https://docs.nvidia.com/cuda/cuda-c-programming-guide/> Accessed: 2025-11-06.

- 1030 [16] Tomas Petricek, Dominic Orchard, and Alan Mycroft. 2013. Coeffects: Unified Static Analysis of Context-Dependence.  
1031 In *Automata, Languages, and Programming*, Fedor V. Fomin, Rūsiņš Freivalds, Marta Kwiatkowska, and David Peleg  
1032 (Eds.). Springer, Berlin, Heidelberg, 385–397. doi:[10.1007/978-3-642-39212-2\\_35](https://doi.org/10.1007/978-3-642-39212-2_35)
- 1033 [17] Tomas Petricek, Dominic Orchard, and Alan Mycroft. 2014. Coeffects: a calculus of context-dependent computation.  
1034 *SIGPLAN Not.* 49, 9 (Aug. 2014), 123–135. doi:[10.1145/2692915.2628160](https://doi.org/10.1145/2692915.2628160)
- 1035 [18] Simon Spies, Lennard Gähler, Daniel Gratzer, Joseph Tassarotti, Robbert Krebbers, Derek Dreyer, and Lars Birkedal.  
1036 2021. Transfinite Iris: resolving an existential dilemma of step-indexed separation logic. In *Proceedings of the 42nd ACM  
1037 SIGPLAN International Conference on Programming Language Design and Implementation*. ACM, Virtual Canada, 80–95.  
1038 doi:[10.1145/3453483.3454031](https://doi.org/10.1145/3453483.3454031)
- 1039 [19] Simon Spies, Neel Krishnaswami, and Derek Dreyer. 2021. Transfinite step-indexing for termination. *Proceedings of the  
1040 ACM on Programming Languages* 5, POPL (Jan. 2021), 1–29. doi:[10.1145/3434294](https://doi.org/10.1145/3434294)
- 1041 [20] Rust Team. 2025. Rust Programming Language. <https://rust-lang.org/>
- 1042 [21] Philippe Tillet. 2025. Introducing Triton: Open-source GPU programming for neural networks. [https://openai.com/  
1043 index/triton/](https://openai.com/index/triton/)
- 1044 [22] Aaron J. Turon, Jacob Thamsborg, Amal Ahmed, Lars Birkedal, and Derek Dreyer. 2013. Logical relations for fine-grained  
1045 concurrency. In *Proceedings of the 40th annual ACM SIGPLAN-SIGACT symposium on Principles of programming languages*  
1046 (Rome Italy, 2013-01-23). ACM, 343–356. doi:[10.1145/2429069.2429111](https://doi.org/10.1145/2429069.2429111)
- 1047
- 1048
- 1049
- 1050
- 1051
- 1052
- 1053
- 1054
- 1055
- 1056
- 1057
- 1058
- 1059
- 1060
- 1061
- 1062
- 1063
- 1064
- 1065
- 1066
- 1067
- 1068
- 1069
- 1070
- 1071
- 1072
- 1073
- 1074
- 1075
- 1076
- 1077
- 1078

1079    **A Complete Bundl Type System, Semantics, and Syntactic Soundness Proofs**

1080    **A.1 Basic Definitions**

1081  
 1082              Hierarchy Levels  $h ::= \text{Grid} \mid \text{Block} \mid \text{Thread}$   
 1083              Memory Kinds  $l ::= \text{Local} \mid \text{Shared} \mid \text{Global}$   
 1084              Privileges  $\pi : h \times \mathbb{N}$   
 1085              Base Types  $b ::= \text{bool} \mid \text{int} \mid \text{float}$   
 1086              Types  $\tau ::= b \mid b[]^l \mid \text{Fun}(\Gamma, \pi, m) \mid \text{async } \tau$   
 1087              Contexts  $\Gamma ::= \cdot \mid \Gamma, x :^\pi \tau$   
 1088  
 1089              Shared Memory Remaining  $m : \mathbb{N}$

1090  
 1091  
 1092        Privileges  $\pi$  are part of an algebra parameterized over some constant values  $T$  (the number of threads  
 1093        per block) and  $B$  (the number of blocks per grid). With these values, we have two isomorphisms:  
 1094

$$(1095) \quad (\text{Block}, 1) \cong (\text{Thread}, T)$$

1096        and

$$(1098) \quad (\text{Grid}, 1) \cong (\text{Block}, B)$$

1099        The group and split operations of Snap allows us to move along this isomorphism, from left  
 1100        to right. For clarity, in Bundl we split these operations into three: a split operation that can split  
 1101        privileges into multiple smaller ones, and a destruct operation that directly moves us along the  
 1102        isomorphism, and a group that divides our current privilege into equal sized parts.

1103        Privileges  $\pi$  are also lexicographically ordered in the obvious way.  $hs$  are ordered such that  
 1104         $\text{Thread} \leq \text{Block} \leq \text{Grid}$ , and  $(h_1, n_1) \leq (h_2, n_2)$  iff  $n_1 \leq n_2$  and  $h_1 \leq h_2$ .

1105        We define scalar multiplication  $i \times h$  of natural numbers with  $hs$ :  $i \times (h, n) = (h, in)$ .

1106        We also define division of privileges and hierarchy levels of type  $\pi \times \pi \rightarrow \mathbb{N}$ .  $\text{Grid}/\text{Block} = B$  and  
 1107         $\text{Block}/\text{Thread} = T$ . We lift this to privileges like so:  $(h_1, n_1)/(h_2, n_2) = ((h_1/h_2) \cdot n_1)/n_2$ .

1108        Lastly we define a partial  $\downarrow$  operator on  $hs$  such that  $\downarrow \text{Block} = \text{Thread}$  and  $\downarrow \text{Grid} = \text{Block}$ . Note  
 1109        that  $\downarrow \text{Thread}$  is undefined. This operator lifts to  $\pi$ s whose second component is 1 and encodes the  
 1110        leftward component of the isomorphism above:  $\downarrow (\text{Block}, 1) = (\text{Thread}, T)$  and  $\downarrow (\text{Grid}, 1) = (\text{Block}, B)$ .

1111        Note also that the presentation of these rules in the main body of the paper elide the  $m$  portion,  
 1112        which tracks the maximum amount of memory a given computation is allowed to use. In the full  
 1113        system presented here, both the typing rules and the operational semantics carry an additional piece  
 1114        of information tracking allocated memory.

1116    **A.2 Typing Rules**

1117    **A.2.1 Expressions.**

$$1118 \quad \frac{x :^\pi \tau \in \Gamma}{\Gamma \vdash^\pi x : \tau} \text{-Var} \quad \frac{}{\Gamma \vdash^\pi n : \text{int}} \text{-Int} \quad \frac{}{\Gamma \vdash^\pi f : \text{float}} \text{-Float}$$

$$1121 \quad \frac{}{\Gamma \vdash^\pi b : \text{bool}} \text{-Bool} \quad \frac{\pi < (\text{Grid}, 1)}{\Gamma \vdash^\pi \text{partition\_id} : \text{int}} \text{-Partition-Id}$$

$$1124 \quad \frac{\Gamma \vdash^{\pi'} e_1 : \tau[]^l \quad \Gamma \vdash^\pi e_2 : \text{int} \quad l = \text{Global} \text{ or } l = \text{Local} \quad \pi \leq \pi'}{\Gamma \vdash^\pi e_1[e_2] : \tau} \text{-Arr-Access}$$

1128	$\frac{\Gamma \vdash^{\pi'} e_1 : \tau[]^{\text{Shared}} \quad \Gamma \vdash^{\pi} e_2 : \text{int} \quad \pi \leq (\text{Block}, 1) \quad \pi \leq \pi'}{\Gamma \vdash^{\pi} e_1[e_2] : \tau}$	T-Arr-Access-Shared
1129		
1130		
1131	$\frac{\Gamma \vdash^{\pi} e_1 : \text{int} \quad \Gamma \vdash^{\pi} e_2 : \text{int}}{\Gamma \vdash^{\pi} e_1 \text{ bop } e_2 : \text{int}}$	T-Bop
1132	$\frac{\Gamma \vdash^{\pi} e_1 : \text{int} \quad \Gamma \vdash^{\pi} e_2 : \text{int}}{\Gamma \vdash^{\pi} e_1 \text{ cmp } e_2 : \text{bool}}$	T-Cmp
1133		
A.2.2 Statements.		
1134		
1135	$\frac{f : \pi' \mathbf{Fun}(x_i : \tau_i, \pi, m') \in \Gamma \quad \Gamma \vdash^{\pi} e_i : \tau_i \quad m' \leq m}{\Gamma \vdash_m^{\pi} f(e_1, \dots, e_n)}$	T-Function-Call
1136		
1137		
1138	$\frac{\Gamma \vdash_m^{(h,n_1)} s_1 \quad \Gamma \vdash_m^{(h,n_2)} s_2 \quad n_1, n_2 \text{ align to } n}{\Gamma \vdash_m^{(h,n)} \text{split}(n_1, n_2)\{s_1\}\{s_2\}}$	T-Split
1139		
1140	$\frac{\Gamma \vdash_m^{\downarrow\pi} s}{\Gamma \vdash_m^{\pi} \text{destruct in } s}$	T-Destruct
1141		
1142	$\frac{\Gamma \vdash_m^{(h,n)} s}{\Gamma \vdash_m^{(h,q \cdot n)} \text{group } q \ s}$	T-Group
1143	$\frac{x : \pi' \tau \in \Gamma \quad \Gamma \vdash^{\pi} e : \tau \quad \pi' \leq \pi \quad \pi'   \pi}{\Gamma \vdash_m^{\pi} x = e}$	T-Assn
1144		
1145	$\frac{\Gamma \vdash_m^{\pi} \text{init}_{\psi}}{\Gamma \vdash_m^{\pi} \text{Sync-Init}}$	T-Sync-Init
1146	$\frac{\Gamma \vdash_m^{\pi} \text{dec}_{\psi}}{\Gamma \vdash_m^{\pi} \text{Sync-Dec}}$	T-Sync-Dec
1147		
1148	$\frac{\Gamma \vdash_m^{\pi} \text{wait}_{\psi}}{\Gamma \vdash_m^{\pi} \text{Sync-Wait}}$	T-Sync-Wait
1149	$\frac{\Gamma \vdash_m^{\pi} \text{skip}}{\Gamma \vdash_m^{\pi} \text{Skip}}$	T-Skip
1150	$\frac{n \leq m}{\Gamma \vdash_m^{\pi} \text{free } n}$	T-Free
1151		
1152	$\frac{\Gamma \vdash^{\pi'} e_1 : \tau[]^l \quad \Gamma \vdash^{\pi} e_2 : \text{int} \quad \Gamma \vdash^{\pi} e_3 : \tau \quad l = \text{Global or } l = \text{Local} \quad \pi' \leq \pi \quad \pi'   \pi}{\Gamma \vdash_m^{\pi} e_1[e_2] = e_3}$	T-Arr-Assn
1153		
1154		
1155	$\frac{\Gamma \vdash^{\pi'} e_1 : \tau[]^{\text{Shared}} \quad \Gamma \vdash^{\pi} e_2 : \text{int} \quad \Gamma \vdash^{\pi} e_3 : \tau \quad \pi \leq (\text{Block}, 1) \quad \pi' \leq \pi \quad \pi'   \pi}{\Gamma \vdash_m^{\pi} e_1[e_2] = e_3}$	T-Arr-Assn-Shared
1156		
1157		
1158	$\frac{\Gamma \vdash^{\pi} e : \text{bool} \quad \Gamma \vdash_m^{\pi} s_1 \quad \Gamma \vdash_m^{\pi} s_2}{\Gamma \vdash_{\max(m_1, m_2)}^{\pi} \text{if } e \text{ then } s_1 \text{ else } s_2}$	T-If
1159		
1160		
1161	$\frac{\Gamma \vdash^{\pi} e : \text{bool} \quad \Gamma \vdash_m^{\pi} s}{\Gamma \vdash_m^{\pi} \text{while } e \text{ do } s}$	T-While
1162	$\frac{\Gamma \vdash_{\max(m_1, m_2)}^{\pi} s_1; s_2}{\Gamma \vdash_m^{\pi} s}$	T-Seq
1163		
1164	$\frac{\Gamma, x : \pi' \tau[]^l \vdash_m^{\pi} s \quad l = \text{Global or } l = \text{Local}}{\Gamma \vdash_{m+n \cdot \text{size}(\tau)}^{\pi} x := \text{alloc } l \ \tau \ n \text{ in } s}$	T-Alloc
1165		
1166		
1167	$\frac{\Gamma, x : (\text{Block}, 1) \tau[]^{\text{Shared}} \vdash_m^{\pi} s}{\Gamma \vdash_{m+n \cdot \text{size}(\tau)}^{\pi} x := \text{alloc Shared } \tau \ n \text{ in } s}$	T-Alloc-Shared
1168		
1169		
1170	$\frac{\Gamma, y : (h, n/c) \tau[]^l \vdash_m^{(h, n)} s \quad c   n \quad l \neq \text{Local}}{\Gamma, x : (h, n) \tau[]^l \vdash_m^{(h, n)} \text{partition}_{\psi} x \text{ into } y \text{ by } c \text{ in } s}$	T-Partition
1171		
1172		
1173		
1174	$\frac{\Gamma, y : (h, n') \tau[]^l \vdash_m^{(h, n')} s \quad n' \leq n \quad l \neq \text{Local}}{\Gamma, x : (h, n) \tau[]^l \vdash_m^{(h, n)} \text{claim}_{\psi} x \text{ into } y \text{ at } n' \text{ in } s}$	T-Claim
1175		
1176		

$$\frac{\Gamma, y : \downarrow^\pi \tau []^l \vdash_m^\pi s \quad l \neq \text{Local}}{\Gamma, x : \pi \tau []^l \vdash_m^\pi \text{lower}_\psi x \text{ into } y \text{ in } s} \text{ T-Lower}$$

$$\frac{\Gamma, y : \text{Thread}, 1 \quad \text{async } \tau[]^l \vdash_m^{(\text{Thread}, 1)} s}{\Gamma, x : \text{Thread}, 1 \quad \tau[]^l \vdash_m^{(\text{Thread}, 1)} \text{async\_partition}_\phi x \text{ into } y \text{ in } s} \text{-T-Async-Partition}$$

$$\frac{\Gamma, x:(\text{Thread},1) \text{ async } \tau[]^l, y:(\text{Thread},1) \tau[]^{l'} \vdash_m^{(\text{Thread},1)} \text{async\_memcpy}(x,y)}{\Gamma, x:\pi \tau[]^l, y:\pi \tau[]^{l'} \vdash_m^\pi \text{memcpy}(x,y)} \text{ T-Memcpy}$$

### A.3 Complete Bundl Semantics

### A.3.1 Definitions.

Global Memory  $\Sigma ::= \cdot | \Sigma, n \mapsto^\pi v$

Shared Memory  $\sigma ::= \cdot | \sigma, n \mapsto^\pi v$

Local Memory  $\eta ::= \cdot | \eta, n \mapsto^\pi v$

Block Memory Map  $S ::= \forall n \in B, n \mapsto \sigma$

Thread Memory Map  $L ::= \forall n \in T, n \mapsto \eta$

Synchronization Map  $\Psi: \psi \rightarrow \mathbb{N} \rightarrow \mathbb{N}$

Deferred Computations Map  $\Phi: \phi \rightarrow \{s\}$

In real GPUs, thread ids are only unique within their block. However, in this calculus for simplicity we assume thread ids are global. One can convert back and forth between this abstracted notion of a thread id and a block-unique id via addition modulo  $T$ . That is,  $t_{\text{real}} = t_{\text{simplified}} \bmod T$  and  $t_{\text{simplified}} = t_{\text{real}} + b \cdot T$ .

By convention the names for local and shared and global memory do not conflict, as on the GPU they will be separate pointer spaces. Additionally, we freely interchange between using names for variables and integer locations.

In the main body of the paper, for simplicity we elide the synchronization map and the deferred computation map from the operational semantics, as our theorems do not make any guarantees about non-interference. However, as they are part of the full semantics, we include them here for completeness. By convention the synchronization and deferred computation maps are a total functions, initialized to map to  $\lambda .0$  for  $\psi$ s and  $\lambda .\{\}$  for  $\phi$ s not explicitly initialize.

The shape of the judgment for a single thread is  $\eta, \sigma, \Sigma, t, b, p, \Psi \vdash_m^\pi s \rightsquigarrow s' \dashv_m \eta', \sigma', \Sigma', \Psi'$ . The  $t$  here is the thread id, the  $b$  is the block id, and the  $p$  is the partition id. The last of these three is modified and managed by the rules for `split`, `group` and `destruct`, and tracks the relative position of the thread within a group. This semantics is in a small step style.

The shape of the judgment for expressions is  $\eta, \sigma, \Sigma \vdash_{\pi'}^{\pi} e \Downarrow v$ . The two  $\pi$ s represent the ambient compute context (i.e., the context in which resources are being read), while  $\pi'$ , represents the target compute context (i.e., the compute context of the variable into which the result of the expression is going to be written). This is relevant for computing the value of `partition_id`, which divides the two contexts. As a shorthand, we can divide a privilege by a scalar value like so:  $(h,n)/c = (h,n)/(h,c)$ .

1226 The overall evaluation of a program is expressed as

$$L, S, \Sigma, P, \Psi, \Phi \rightsquigarrow L', S', \Sigma', P', \Psi', \Phi'.$$

1229 In this judgment  $P$  serves as a *thread pool*, mapping pairs of thread and block ids (which don't change)  
 1230 to statements and memory (which can be updated by stepping). One can think of  $P$  as tracking which  
 1231 program is running on each thread. This steps according to the following rule:

$$\frac{L(t), S(b), \Sigma, t, b, 0, \Psi, \Phi \vdash_m^{(\text{Grid}, 1)} s \rightsquigarrow s' \dashv_{m'} \eta', \sigma', \Sigma', \Psi', \Phi' \quad P(t, b) = (s, m)}{L, S, \Sigma, P, \Psi, \Phi \rightsquigarrow L[t \mapsto \eta'], S[b \mapsto \sigma'], \Sigma', P[(t, b) \mapsto (s', m')], \Psi', \Phi'} \text{ S-Program}$$

1235 For simplicity of notation, we define an **update** operation that searches the three environments  
 1236 for the one that contains the variable being used (by convention, there is no conflict between the  
 1237 environments, as in reality they exist in three separate address spaces). We also define a similar **get**  
 1238 operation that retrieves a variable from memory, and a **rename** operation that remaps a variable  
 1239 with the same value but under a different name.

$$\begin{aligned} \text{1241 update}(\eta, \sigma, \Sigma, x, v) &= (\eta[x \mapsto^\pi v], \sigma, \Sigma) \text{ when } x \in^\pi \eta \\ \text{1242 update}(\eta, \sigma, \Sigma, x, v) &= (\eta, \sigma[x \mapsto^\pi v], \Sigma) \text{ when } x \in^\pi \sigma \\ \text{1243 update}(\eta, \sigma, \Sigma, x, v) &= (\eta, \sigma, \Sigma[x \mapsto^\pi v]) \text{ when } x \in^\pi \Sigma \end{aligned}$$

$$\begin{aligned} \text{1244 get}(\eta, \sigma, \Sigma, x) &= \eta(x) \text{ when } x \in^\pi \eta \\ \text{1245 get}(\eta, \sigma, \Sigma, x) &= \sigma(x) \text{ when } x \in^\pi \sigma \\ \text{1246 get}(\eta, \sigma, \Sigma, x) &= \Sigma(x) \text{ when } x \in^\pi \Sigma \end{aligned}$$

$$\begin{aligned} \text{1247 rename}(\eta, \sigma, \Sigma, x, y, \pi') &= (\eta[y \mapsto^\pi \eta(x)], \sigma, \Sigma) \text{ when } x \in^\pi \eta \\ \text{1248 rename}(\eta, \sigma, \Sigma, x, y, \pi') &= (\eta, \sigma[y \mapsto^\pi \sigma(x)], \Sigma) \text{ when } x \in^\pi \sigma \\ \text{1249 rename}(\eta, \sigma, \Sigma, x, y, \pi') &= (\eta, \sigma, \Sigma[y \mapsto^\pi \Sigma(x)]) \text{ when } x \in^\pi \Sigma \end{aligned}$$

### A.3.2 Privilege Management Rules.

$$\frac{p < n_1 \quad n_1, n_2 \text{ align to } n \quad \eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{(h, n_1)} s_1 \rightsquigarrow s'_1 \dashv_{m'} \eta', \sigma', \Sigma', \Psi', \Phi'}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{(h, n)} \text{split}(n_1, n_2)\{s_1\}\{s_2\} \rightsquigarrow \text{split}(n_1, n_2)\{s'_1\}\{s_2\} \dashv_{m'} \eta', \sigma', \Sigma', \Psi', \Phi'} \text{ S-Split-Left}$$

$$\frac{p < n_1 \quad n_1, n_2 \text{ align to } n}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{(h, n)} \text{split}(n_1, n_2)\{\text{skip}\}\{s_2\} \rightsquigarrow \text{skip} \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi} \text{ S-Split-Left-Done}$$

$$\frac{p \geq n_1 \quad p < n_1 + n_2 \quad n_1, n_2 \text{ align to } n \quad \eta, \sigma, \Sigma, t, b, p - n_1, \Psi, \Phi \vdash_m^{(h, n_2)} s_2 \rightsquigarrow s'_2 \dashv_{m'} \eta', \sigma', \Sigma', \Psi', \Phi'}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{(h, n)} \text{split}(n_1, n_2)\{s_1\}\{s_2\} \rightsquigarrow \text{split}(n_1, n_2)\{s_1\}\{s'_2\} \dashv_{m'} \eta', \sigma', \Sigma', \Psi', \Phi'} \text{ S-Split-Right}$$

$$\frac{p \geq n_1 \quad p < n_1 + n_2 \quad n_1, n_2 \text{ align to } n}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{(h, n)} \text{split}(n_1, n_2)\{s_1\}\{\text{skip}\} \rightsquigarrow \text{skip} \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi} \text{ S-Split-Right-Done}$$

$$\frac{p \geq n_1 + n_2 \quad n_1, n_2 \text{ align to } n}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{(h, n)} \text{split}(n_1, n_2)\{s_1\}\{s_2\} \rightsquigarrow \text{skip} \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi} \text{ S-Split-None}$$

1275			
1276	$\eta, \sigma, \Sigma, t, b, t \text{ mod } T, \Psi, \Phi \vdash_m^{(\text{Thread}, T)} s \rightsquigarrow s' \dashv_m \eta', \sigma', \Sigma', \Psi', \Phi'$		
1277		$\eta, \sigma, \Sigma, t, b, 0, \Psi, \Phi \vdash_m^{(\text{Block}, 1)} \text{destruct in } s \rightsquigarrow \text{destruct in } s' \dashv_m \eta', \sigma', \Sigma', \Psi', \Phi'$	<b>S-Destruct-Block</b>
1278			
1279			
1280	$\eta, \sigma, \Sigma, t, b, b \text{ mod } B, \Psi, \Phi \vdash_m^{(\text{Block}, B)} s \rightsquigarrow s' \dashv_m \eta', \sigma', \Sigma', \Psi', \Phi'$		
1281		$\eta, \sigma, \Sigma, t, b, 0, \Psi, \Phi \vdash_m^{(\text{Grid}, 1)} \text{destruct in } s \rightsquigarrow \text{destruct in } s' \dashv_m \eta', \sigma', \Sigma', \Psi', \Phi'$	<b>S-Destruct-Grid</b>
1282			
1283			
1284	$\eta, \sigma, \Sigma, t, b, 0, \Psi, \Phi \vdash_m^\pi \text{destruct in skip} \rightsquigarrow \text{skip} \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi$		<b>S-Destruct-Done</b>
1285			
1286	$\eta, \sigma, \Sigma, t, b, p \text{ mod } n, \Psi, \Phi \vdash_m^{(h, n)} s \rightsquigarrow s' \dashv_m \eta', \sigma', \Sigma', \Psi', \Phi'$		
1287		$\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{(h, q \cdot n)} \text{group } q \ s \rightsquigarrow \text{group } q \ s'; \dashv_m \eta', \sigma', \Sigma', \Psi', \Phi'$	<b>S-Group</b>
1288			
1289	$\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi \text{group } q \ \text{skip} \rightsquigarrow \text{skip} \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi$		<b>S-Group-Done</b>
1290			

A.3.3 *Thread Synchronization.* We define a **size** operation on privileges to compute the size of a partition (the number of individual threads contained within it). The operation is defined as follows:

1293			
1294	$\text{size(Thread}, n) = n$		
1295		$\text{size(Block}, n) = n \cdot T$	
1296			$\text{size(Grid}, n) = n \cdot B \cdot T$
1297			
1298			
1299			
1300	$\Psi(\psi)(p) = 0$		
1301	$\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi \text{wait}_\psi \rightsquigarrow \text{skip} \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi$		<b>S-Sync-Wait-Done</b>
1302			
1303	$\Psi(\psi)(p) \neq 0$		
1304	$\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi \text{wait}_\psi \rightsquigarrow \text{wait}_\psi \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi$		<b>S-Sync-Wait-Spin</b>
1305			
1306	$\Psi' = \Psi(\psi)[p \mapsto \Psi(\psi)(p) - 1]$		
1307	$\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi \text{dec}_\psi \rightsquigarrow \text{skip} \dashv_m \eta, \sigma, \Sigma, \Psi', \Phi$		<b>S-Sync-Dec</b>
1308			
1309	$\Psi(\psi)(p) = 0 \quad \Psi' = \Psi(\psi)[p \mapsto \text{size}(\pi)]$		
1310	$\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi \text{init}_\psi \rightsquigarrow \text{skip} \dashv_m \eta, \sigma, \Sigma, \Psi', \Phi$		<b>S-Sync-Init-Zero</b>
1311			
1312	$\Psi(\psi)(p) \neq 0$		
1313	$\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi \text{init}_\psi \rightsquigarrow \text{skip} \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi$		<b>S-Sync-Init-Nonzero</b>
1314			
A.3.4	<i>Asynchrony.</i>		
1315	$\text{rename}(\eta, \sigma, \Sigma, x, y, (\text{Thread}, 1)), t, b, p, \Psi, \Phi \vdash_m^{(\text{Thread}, 1)} s \rightsquigarrow s' \dashv_m \eta', \sigma', \Sigma', \Psi', \Phi'$		
1316		$\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{(\text{Thread}, 1)} \text{async\_partition}_\phi x \text{ into } y \text{ in } s \rightsquigarrow$	
1317		$\text{async\_partition}_\phi x \text{ into } y \text{ in } s' \dashv_m \eta', \sigma', \Sigma', \Psi', \Phi'$	
1318			
1319			
1320	$\Phi = \Phi'[\phi \mapsto \Phi'(\phi) \cup \{s\}]$		
1321	$\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{(\text{Thread}, 1)} \text{async\_partition}_\phi x \text{ into } y \text{ in skip} \rightsquigarrow$		<b>S-Async-Partition-Unwind</b>
1322	$(\text{async\_partition}_\phi x \text{ into } y \text{ in } s) \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi'$		
1323			

1324		
1325	$\Phi(\phi) = \emptyset$	
1326	$\frac{}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{(\text{Thread}, 1)} \text{async\_partition}_\phi x \text{ into } y \text{ in } \text{skip} \rightsquigarrow \text{skip} \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi}$	<b>S-Async-Partition-Done</b>
1327		
1328		
1329		
1330	$\frac{}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{(\text{Thread}, 1)} \text{async\_memcpy}(x, y) \rightsquigarrow \text{skip} \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi[\phi \mapsto \Phi(\phi) \cup \{\text{memcpy}(x, y)\}]}$	<b>S-Async-Memcpy</b>
1331		
1332		
1333	$\frac{(\eta', \sigma', \Sigma') = \text{update}(\eta, \sigma, \Sigma, x, \text{get}(\eta, \sigma, \Sigma, y))}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi \text{memcpy}(x, y) \rightsquigarrow \text{skip} \dashv_m \eta', \sigma', \Sigma', \Psi, \Phi}$	<b>S-Memcpy</b>
1334		
1335		
1336	A.3.5 <i>Variables and Memory.</i>	
1337	$\frac{\eta, \sigma, \Sigma \vdash_{\pi'}^\pi e \Downarrow v}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi x : \tau @ \pi' := e \text{ in } s \rightsquigarrow s \dashv_m \eta[x \mapsto^{\pi'} v], \sigma, \Sigma, \Psi, \Phi}$	<b>S-Decl</b>
1338		
1339		
1340	$\frac{}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi \text{free } n \dashv_{m-n} \eta, \sigma, \Sigma, \Psi, \Phi}$	<b>S-Free</b>
1341		
1342		
1343	$\frac{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi x := \text{alloc Local } \tau n \text{ in } s \rightsquigarrow s; \text{ free } (n \cdot \text{size}(\tau)) \dashv_{m+n \cdot \text{size}(\tau)} \eta[x \mapsto^\pi \langle x, n \rangle], \sigma, \Sigma, \Psi, \Phi}{}$	<b>S-Alloc-Local</b>
1344		
1345		
1346	$\frac{\pi = (\text{Block}, 1)}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi x := \text{alloc Shared } \tau n \text{ in } s \rightsquigarrow s; \text{ free } (n \cdot \text{size}(\tau)) \dashv_{m+n \cdot \text{size}(\tau)} \eta[x \mapsto^\pi \langle x, n \rangle], \sigma, \Sigma, \Psi, \Phi}$	<b>S-Alloc-Shared</b>
1347		
1348		
1349		
1350	$\frac{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi x := \text{alloc Global } \tau n \text{ in } s \rightsquigarrow s; \text{ free } (n \cdot \text{size}(\tau)) \dashv_{m+n \cdot \text{size}(\tau)} \eta, \sigma, \Sigma[x \mapsto^\pi \langle x, n \rangle], \Psi, \Phi}{}$	<b>S-Alloc-Global</b>
1351		
1352		
1353	$\frac{x \in^{\pi'} \eta, \sigma, \Sigma \quad \eta, \sigma, \Sigma \vdash_{\pi'}^\pi e \Downarrow v \quad (\eta', \sigma', \Sigma') = \text{update}(\eta, \sigma, \Sigma, x, v) \quad \pi' \mid \pi}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi, \Phi \vdash_m^\pi x = e \rightsquigarrow \text{skip} \dashv_m \eta', \sigma', \Sigma', \Psi, \Phi}$	<b>S-Assn</b>
1354		
1355		
1356		
1357	$\frac{\eta, \sigma, \Sigma, t, b, p \vdash_\pi^\pi e_1 \Downarrow \langle l, n \rangle \qquad i < n \quad \pi' \mid \pi \\ \eta, \sigma, \Sigma, t, b, p \vdash_\pi^\pi e_2 \Downarrow i \qquad x \in^{\pi'} \eta, \sigma, \Sigma \\ \eta, \sigma, \Sigma \vdash_{\pi'}^\pi e_3 \Downarrow v \qquad (\eta', \sigma', \Sigma') = \text{update}(\eta, \sigma, \Sigma, l+i, v)}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi e_1[e_2] = e_3 \rightsquigarrow \text{skip} \dashv_m \eta', \sigma', \Sigma', \Psi, \Phi}$	<b>S-Arr-Assn</b>
1358		
1359		
1360		
1361		
1362	$\frac{s' = s[(y + c \cdot p)/y] \quad (\eta', \sigma', \Sigma') = \text{rename}(\eta, \sigma, \Sigma, x, y, \pi/c)}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi \text{partition}_\psi x y c s \rightsquigarrow \text{init}_\psi; s'; \text{dec}_\psi; \text{wait}_\psi \dashv_m \eta', \sigma', \Sigma', \Psi, \Phi}$	<b>S-Partition</b>
1363		
1364		
1365	$\frac{(\eta', \sigma', \Sigma') = \text{rename}(\eta, \sigma, \Sigma, x, y, (h, n_1))}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{(h, n_1+n_2)} \text{claim}_\psi x \text{ into } y \text{ at } n_1 \text{ in } s \rightsquigarrow \text{init}_\psi; \text{split}(n_1, n_2) \{s'\} \{\text{skip}\}; \text{dec}_\psi; \text{wait}_\psi \dashv_m \eta', \sigma', \Sigma', \Psi, \Phi}$	<b>S-Claim</b>
1366		
1367		
1368		
1369		
1370	$\frac{(\eta', \sigma', \Sigma') = \text{rename}(\eta, \sigma, \Sigma, x, y, \downarrow \pi)}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi \text{lower}_\psi x \text{ into } y \text{ in } s \rightsquigarrow \text{init}_\psi; s; \text{dec}_\psi; \text{wait}_\psi \dashv_m \eta', \sigma', \Sigma', \Psi, \Phi}$	<b>S-Lower</b>
1371		
1372		

## 1373 A.3.6 Control Flow.

$$\begin{array}{c}
 \frac{\eta, \sigma, \Sigma \vdash_{\pi}^{\pi} e \Downarrow \text{true}}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{\pi} \text{if } e \text{ then } s_1 \text{ else } s_2 \rightsquigarrow s_1 \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi} \text{ S-If-True} \\
 \\
 \frac{\eta, \sigma, \Sigma \vdash_{\pi}^{\pi} e \Downarrow \text{false}}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{\pi} \text{if } e \text{ then } s_1 \text{ else } s_2 \rightsquigarrow s_2 \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi} \text{ S-If-False} \\
 \\
 \frac{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{\pi} \text{while } e \text{ do } s \rightsquigarrow \text{if } e \text{ then } (s; \text{while } e \text{ do } s) \text{ else skip} \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{\pi} s_1 \rightsquigarrow s'_1 \dashv_{m'}^{\pi'} \eta', \sigma', \Sigma', \Psi', \Phi'} \text{ S-While} \\
 \\
 \frac{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{\pi} s_1 \rightsquigarrow s'_1; s_2 \rightsquigarrow s'_2 \dashv_{m'}^{\pi'} \eta', \sigma', \Sigma', \Psi', \Phi'}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{\pi} \text{skip}; s_2 \rightsquigarrow s_2 \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi} \text{ S-Seq-Done} \\
 \\
 \frac{\Sigma(f) = \{[x_1 : \tau_1, \dots, x_n : \tau_n], s\} \quad \sigma, \Sigma \vdash_{\pi}^{\pi} e_i \Downarrow v_i \quad m' \leq m}{\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^{\pi} f(e_1, \dots, e_n) \rightsquigarrow s \dashv_m \eta[x_i \mapsto v_i], \sigma, \Sigma, \Psi, \Phi} \text{ S-Function-Call}
 \end{array}$$

## 1387 A.3.7 Expressions.

$$\begin{array}{c}
 \frac{\pi < (\text{Grid}, 1)}{\eta, \sigma, \Sigma \vdash_{\pi}^{\pi}, \text{partition\_id} \Downarrow \pi / \pi' - 1} \text{ E-Partition-Id} \\
 \\
 \frac{}{\eta, \sigma, \Sigma \vdash_{\pi}^{\pi}, x \Downarrow \text{get}(\eta, \sigma, \Sigma, x)} \text{ E-Var} \\
 \\
 \frac{\eta, \sigma, \Sigma \vdash_{\pi'}^{\pi}, e_1 \Downarrow \langle l, n \rangle \quad \eta, \sigma, \Sigma \vdash_{\pi'}^{\pi}, e_2 \Downarrow i \quad i < n \quad \pi' \leq \pi}{\eta, \sigma, \Sigma \vdash_{\pi'}^{\pi}, e_1[e_2] \Downarrow \text{get}(\eta, \sigma, \Sigma, l + i)} \text{ E-Arr-Access} \\
 \\
 \frac{\eta, \sigma, \Sigma \vdash_{\pi'}^{\pi}, \text{int} \Downarrow n}{\eta, \sigma, \Sigma \vdash_{\pi'}^{\pi}, \text{int} \Downarrow n} \text{ E-Int} \quad \frac{}{\eta, \sigma, \Sigma \vdash_{\pi'}^{\pi}, b \Downarrow b} \text{ E-Bool} \\
 \\
 \frac{\eta, \sigma, \Sigma \vdash_{\pi'}^{\pi}, e_1 \Downarrow v_1 \quad \eta, \sigma, \Sigma \vdash_{\pi'}^{\pi}, e_2 \Downarrow v_2 \quad v = v_1 \text{ bop } v_2}{\eta, \sigma, \Sigma \vdash_{\pi'}^{\pi}, e_1 \text{ bop } e_2 \Downarrow v} \text{ E-Bop} \\
 \\
 \frac{\eta, \sigma, \Sigma \vdash_{\pi'}^{\pi}, e_1 \Downarrow v_1 \quad \eta, \sigma, \Sigma \vdash_{\pi'}^{\pi}, e_2 \Downarrow v_2 \quad v = v_1 \text{ cmp } v_2}{\eta, \sigma, \Sigma \vdash_{\pi'}^{\pi}, e_1 \text{ cmp } e_2 \Downarrow v} \text{ E-Cmp}
 \end{array}$$

## 1407 A.4 Theorems and Proofs

1408 Note that in this section we assume no out of bounds array accesses. In general Snap (and by extension  
 1409 Bundl) makes no guarantees about array out of bounds.  
 1410

1411 A.4.1 More definitions. As a premise to our type safety theorems, we need to assume we have a  
 1412 well-typed environment, written  $\Gamma \vdash \eta, \sigma, \Sigma$ . We define what this means inductively  
 1413

$$\begin{array}{c}
 \frac{}{\eta, \sigma, \Sigma \vdash n : \text{int}} \text{ V-Int} \quad \frac{}{\eta, \sigma, \Sigma \vdash b : \text{bool}} \text{ V-Bool} \quad \frac{}{\eta, \sigma, \Sigma \vdash f : \text{float}} \text{ V-Float} \\
 \\
 \frac{\forall i < n, \eta, \sigma, \Sigma \vdash \text{get}(\eta, \sigma, \Sigma, x + i) : \tau}{\eta, \sigma, \Sigma \vdash \langle x, n \rangle : \tau[]^l} \text{ V-Array} \quad \frac{\Gamma, x_i : \pi \tau_i \vdash_m^{\pi} s \quad \Gamma \vdash \cdot, \cdot, \text{fns } \Sigma}{\eta, \sigma, \Sigma \vdash \{x_i : \tau_i, s\} : \text{Fun}(x_i : \tau_i, \pi, m)} \text{ V-Function} \\
 \\
 \frac{\cdot \vdash \eta, \sigma, \Sigma}{\cdot \vdash \eta, \sigma, \Sigma} \text{ G-Empty} \quad \frac{\eta(x) =^{\pi} v \quad \eta, \sigma, \Sigma \vdash v : \text{int}}{\Gamma, x : \pi \text{ int} \vdash \eta, \sigma, \Sigma} \text{ G-Int}
 \end{array}$$

$$\begin{array}{c}
 \frac{\eta(x) =^\pi v \quad \eta, \sigma, \Sigma \vdash v : \text{bool}}{\Gamma, x :^\pi \text{bool} \vdash \eta, \sigma, \Sigma} \text{ G-Bool} \quad \frac{\eta(x) =^\pi v \quad \eta, \sigma, \Sigma \vdash v : \text{float}}{\Gamma, x :^\pi \text{float} \vdash \eta, \sigma, \Sigma} \text{ G-Float} \\
 \\ 
 \frac{\eta(x) =^\pi v \quad \eta, \sigma, \Sigma \vdash v : \tau[]}{\Gamma, x :^\pi \tau[]^{\text{Local}} \vdash \eta, \sigma, \Sigma} \text{ G-Local} \quad \frac{\sigma(x) =^\pi v \quad \eta, \sigma, \Sigma \vdash v : \tau[]}{\Gamma, x :^\pi \tau[]^{\text{Shared}} \vdash \eta, \sigma, \Sigma} \text{ G-Shared} \\
 \\ 
 \frac{\Sigma(x) =^\pi v \quad \eta, \sigma, \Sigma \vdash v : \tau[]}{\Gamma, x :^\pi \tau[]^{\text{Global}} \vdash \eta, \sigma, \Sigma} \text{ G-Global} \quad \frac{\Sigma(x) =^\pi v \quad \eta, \sigma, \Sigma \vdash v : \mathbf{Fun}(\Gamma', \pi, m)}{\Gamma, x :^\pi \mathbf{Fun}(\Gamma', \pi, m) \vdash \eta, \sigma, \Sigma} \text{ G-Function}
 \end{array}$$

We can prove a couple simple lemmas about well-typed environments under operations like **rename**, **update**, and **get**.

LEMMA A.1. (*Well-typed get*) If  $\Gamma \vdash \eta, \sigma, \Sigma$  and  $x :^\pi \tau \in \Gamma$  then  $\eta, \sigma, \Sigma \vdash \mathbf{get}(\eta, \sigma, \Sigma, x) : \tau$ .

LEMMA A.2. (*Well-typed rename*) If  $\Gamma, x :^\pi \tau \vdash \eta, \sigma, \Sigma$  then  $\Gamma, x :^\pi \tau, y :^\pi \tau' \vdash \mathbf{rename}(\eta, \sigma, \Sigma, x, y, \tau')$ .

LEMMA A.3. (*Well-typed update*) If  $\Gamma \vdash \eta, \sigma, \Sigma$  and  $\eta, \sigma, \Sigma \vdash v : \tau$  then  $\Gamma, x :^\pi \tau \vdash \mathbf{update}(\eta, \sigma, \Sigma, x, v)$ .

We also define a well-formedness precondition on  $p$  with respect to  $\pi$ :

$$(h, n) \vdash p ::= p < n$$

We also define well-formedness for the async stack:

$$\Gamma \vdash \Phi ::= \forall \phi, s \in \Phi(\phi), \Gamma \vdash_m^{(\text{Thread}, 1)} s$$

## A.5 Proofs

LEMMA A.4. (*Expression Safety*) If  $\Gamma \vdash^\pi e : \tau$  and  $\Gamma \vdash \eta, \sigma, \Sigma$  and  $\pi \vdash p$ , then there is some  $v$  such that  $\eta, \sigma, \Sigma \vdash_{\pi'}^\pi e \Downarrow v$  and  $v : \tau$ .

PROOF. This proof proceeds by induction on the typing relation for expressions. Despite the fact that this property implies termination, we do not need a logical relation to prove it because the expression language is very simple.

The **T-Int**, **T-Float**, and **T-Bool** cases are trivial, using the rules **E-Int**, **E-Bool** and **E-Float** to compute values. In the case for **T-Partition-Id**, the  $\pi$  premises of the typing rules match the premises of the evaluation rules, so these rules are simple as well.

The cases for **T-Bop** and **T-Cmp** follow directly from the inductive hypotheses, assuming a valid and correctly implemented set of binary operators and comparators.

The only interesting cases are **T-Arr-Access** and **T-Arr-Access-Shared**.

In both cases our inductive hypotheses and inversion give us that  $\pi' \leq \pi$ , and  $e_1$  evaluates to a  $\langle x, n \rangle$ , and that all the values between  $x$  and  $x + n$  in the appropriate environment are typed at  $\tau$ . We also know that  $e_2$  evaluates to an integer  $i$ . We assume that all array accesses are in bounds, so  $i < l$ , which is sufficient to use the **E-Arr-Access** rule to complete this case, and the proof.  $\square$

LEMMA A.5. (*Expression Determinism*) If  $\eta, \sigma, \Sigma, t, b, p \vdash_{\pi'}^\pi e \Downarrow v_1$  and  $\eta, \sigma, \Sigma, t, b, p \vdash_{\pi'}^\pi e \Downarrow v_2$  then  $v_1 = v_2$ .

PROOF. Straightforward by induction on the semantic derivation.  $\square$

LEMMA A.6. (*Expression Well-Typedness*) If  $\Gamma \vdash_{\pi'}^\pi e : \tau$  and  $\Gamma \vdash \eta, \sigma, \Sigma$  and  $\pi \vdash p$ , and  $\eta, \sigma, \Sigma, t, b, p \vdash_{\pi'}^\pi e \Downarrow v$ , then  $v : \tau$ .

PROOF. By our expression safety lemma our well-typed expression must evaluate to a well-typed value  $v'$ . By our determinism lemma  $v'$  must be the same as  $v$ , so  $v$  is well-typed.  $\square$

LEMMA A.7. (*Statement Progress*) If  $\Gamma \vdash \eta, \sigma, \Sigma$  and  $\Gamma \vdash_m^\pi s$  and  $\pi \vdash p$ , then either  $s$  is skip or there is some  $s'$  such that  $\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi s \rightsquigarrow s' \vdash_m^{\pi'} \eta', \sigma', \Sigma, \Psi', \Phi'$

PROOF. This proceeds by induction on the typing derivation.

### Privilege Management Rules.

- Case **T-Split**:

In this case we have by our assumption that  $\pi \vdash p$  that  $p < n$ . We also have that  $n_1, n_2$  align to  $n$ , so  $n_1 + n_2 \leq n$ . There are three cases to consider, then: when  $p < n_1$ , when  $p \geq n_1$  and  $p < n_1 + n_2$ , and when  $p \geq n_1 + n_2$ .

In the first case, we have by our inductive hypothesis that  $s$  is either skip or that it can step in an  $(h, n_1)$  context. In the former case we can use the **S-Split-Left-Done** rule and in the latter we can use the **S-Split-Left rule**.

The second case is almost symmetric. The only additional work we have to do is to argue that  $(h, n_2) \vdash p - n_1$ , or equivalently that  $p - n_1 < n_2$ . This, however, is immediate from our assumption that  $p < n_1 + n_2$ .

In the last case, we just use the **S-Split-None** rule to step to skip.

- Case **T-Destruct**

By our inductive hypothesis, we know that  $s$  can step at  $\downarrow \pi$  if  $\downarrow \pi \vdash p$ . The  $\downarrow$  operation is only defined at (Block, 1) or (Grid, 1), so we only need to consider the cases where  $\pi$  is one of those.

In the former case  $p$  becomes  $t \text{ mod } T$  while  $\downarrow \pi$  is (Thread,  $T$ ).  $t \text{ mod } T < T$  for any  $t$  so this satisfies the requirement that  $\pi \vdash p$ , which lets us use our inductive hypothesis:  $s$  is either skip or can step. If it can step, we can use this to satisfy the premise of **S-Destruct-Block** to step in this case. If it is skip, then we use the rule **S-Destruct-Done** to step instead.

The latter case is the same, except using the fact that  $b \text{ mod } B < B$  and the **S-Destruct-Grid** rule.

- Case **T-Group**

In this case we have by assumption that  $(h, q \cdot n) \vdash p$ , i.e., that  $p < q \cdot n$ .

In this case we have our IH that if  $(h, n) \vdash p'$  for some  $p'$ , then  $s$  is either skip or steps with  $(h, n)$  privilege with  $p'$  as our partition id.

We choose  $p'$  to be  $p \text{ mod } n$ . This is always  $< n$ , so  $(h, n) \vdash p'$ . This lets us use our IH to get that  $s$  is either skip (in which case we can use the **S-Group-Done** rule to step) or itself steps, which lets us use the **S-Group** rule to step.

### Thread Synchronization Rules.

- Case **T-Sync-Wait**

$\Psi(\psi)(p)$  is either zero or it is not. In the former case we use the **S-Sync-Wait-Done** rule and in the latter we use **S-Sync-Wait-Spin**.

- Case **T-Sync-Dec**

We use the **S-Sync-Dec** rule to step.

- Case **T-Sync-Init**

We use the **S-Sync-Init-Zero** or **S-Sync-Init-Nonzero** rules depending on whether  $\Psi(\psi)(p)$  is zero or not.

### Asynchrony Rules.

- Case **T-Async-Partition**

In this case, we have via our IH that if  $\Gamma, y : (\text{Thread}, 1) \text{ async } \tau[]^l \vdash \eta', \sigma', \Sigma'$ , then we can either step  $s$  with  $(\text{Thread}, 1)$  privilege under environments  $\eta'$ ,  $\sigma'$ , and  $\Sigma'$ , or  $s$  is skip.

1520 We have by assumption that  $\Gamma, x:(\text{Thread}, 1) \text{async } \tau[]^l \vdash \eta, \sigma, \Sigma$ . By our environment renaming  
 1521 lemma, this gives us what we need to use our IH with  $(\eta', \sigma', \Sigma')$  as **rename** $(\eta, \sigma, \Sigma, x, y, (\text{Thread}, 1))$ .  
 1522 Thus  $s$  either steps or is skip. In the former case we can step with **S-Async-Partition-Congr**,  
 1523 and in the latter we can use either **S-Async-Partition-Unwind** or **S-Async-Partition-Done**  
 1524 depending on whether  $\Phi(\phi)$  is empty or not.

- Case **T-Async-Memcpy**

1526 Immediate via use of the **S-Async-Memcpy** rule.

- Case **T-Memcpy**

1528 Immediate via use of the **S-Memcpy** rule.

1529 *Memory Rules.*

- Case **T-Decl**

1532 Via our lemma about expression type safety and our hypothesis that  $e$  is well-typed, we obtain  
 1533 the premises necessary to use the **S-Decl** rule to step.

- Case **T-Arr-Assn**

1535 Each of  $e_1, e_2$  and  $e_3$  must evaluate to a well-typed value by the expression type safety lemma.  
 1536 In particular, both  $e_1$  evaluates to some  $\langle l, n \rangle$  and  $e_2$  evaluates to some  $i$ . We assume all array  
 1537 accesses are in bounds, so this is sufficient to use the **S-Arr-Assn** rule to step.

- Case **T-Arr-Assn-Shared**

1539 Same as previous case.

- Case **T-Free**

1541 Trivial via the **S-Free** rule.

- Case **T-Partition**

1543 Trivial via the **S-Partition** rule.

- Case **T-Claim**

1545 Trivial via the **S-Claim** rule.

- Case **T-Lower**

1547 Trivial via the **S-Lower** rule.

- Case **T-Alloc**

1549 We assume that  $l$  is not Shared, so we can use the **S-Alloc-Local** or **S-Alloc-Global** rule,  
 1550 depending on whether  $l$  is Local or Global.

- Case **T-Alloc-Shared**

1552 Trivial via the **S-Alloc-Shared** rule.

1553 *Control Rules.*

- Case **T-Skip**

1556 Trivial

- Case **T-While**

1558 Trivial, all while loops step via the **S-While** rule

- Case **T-If**

1560 By our proof of expression type safety, the expression  $e$  steps to either the boolean value true  
 1561 or false. We can thus use either the **S-If-True** or **S-If-False** rules to step.

- Case **T-Seq**

1563 In this case we know by our IH that  $s_1$  is either skip or can step. In the former case we use  
 1564 the **S-Seq-Done** rule and in the latter we use the **S-Seq-First** rule.

- Case **T-Function-Call**

1566 In this case we know by our expression safety lemma that each of the arguments will evaluate to  
 1567 a well-typed value. We also have by assumption that  $f$  has a function type, which by inversion

on the **V-Function** rule tells us that it is a closure type. Additionally our assumption that  $\Gamma \vdash \eta, \sigma, \Sigma$  tell us that  $\Sigma$  contains  $f$  at the same type that  $\Gamma$  does. These premises are sufficient to use the **S-Function-Call** rule.

□

**LEMMA A.8. (Statement Preservation)** *If  $\Gamma \vdash \eta, \sigma, \Sigma$  and  $\Gamma \vdash_m^\pi s$  and  $\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_{m'}^\pi s \rightsquigarrow s' \dashv_{m''} \eta', \sigma', \Sigma, \Psi', \Phi'$  and  $\pi \vdash p$  and  $m \geq m'$  and  $\Gamma \vdash \Phi$ , then there is some  $\Gamma'$  such that  $\Gamma \subseteq \Gamma'$  and  $\Gamma' \vdash_m^\pi s'$  and  $\Gamma' \vdash \eta', \sigma', \Sigma'$  and  $m \geq m''$  and  $\Gamma' \vdash \Phi'$ .*

**PROOF.** We proceed by induction on the derivation of  $\Gamma \vdash_m^\pi s$ .

### Privilege Management Rules.

- Case **T-Split**

In this case we have by assumption that  $(h, n) \vdash p$ ,  $\Gamma \vdash \eta, \sigma, \Sigma$ , and  $\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_{m'}^\pi \text{split}(n_1, n_2)\{s_1\}\{s_2\} \rightsquigarrow s' \dashv_{m''} \eta', \sigma', \Sigma, \Psi', \Phi'$ . Our inductive hypotheses give us that if for any  $p$ , if  $(h, n_1) \vdash p$  and  $s_1$  steps with partition id  $p$ , or if  $(h, n_2) \vdash p$  and  $s_2$  steps with partition id  $p$  then their results are well typed.

By inversion on our semantic derivation, we are in one of 5 cases.

In the **S-Split-Left** case  $p < n_1$  and  $s_1$  steps to  $s'_1$ . This is sufficient to tell us that  $s'_1$  is well-typed and the output environments of that relation  $\eta', \sigma'$ , and  $\Sigma'$  are all well-typed by  $\Gamma' \supseteq \Gamma$ , and that the memory is properly bounded by the typing rules.

We can thus use the **T-Split-Left** rule to conclude that the result of this case is well-typed.

The **S-Split-Left-Done** rule is trivial via the **T-Skip** rule.

The **Right** cases are symmetric, with the observation that when  $p \geq n_1$  and  $p < n_1 + n_2$  then  $p - n_1 < n_2$ .

The last **S-Split-None** rule is trivial via the **T-Skip** rule.

- Case **T-Destruct**

In this case we have by assumption that  $\downarrow \pi$  is defined, so  $\pi$  is either **(Block,1)** or **(Grid,1)**. We also assume that  $\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_{m'}^\pi \text{destruct}$  in  $s \rightsquigarrow s' \dashv_{m''} \eta', \sigma', \Sigma, \Psi', \Phi'$ . We also have by our inductive hypothesis that for any  $p$  such that  $\downarrow \pi \vdash p$  and  $s''$  such that  $s$  steps to  $s''$  at  $p$ , then that step preserved well-typedness.

By inversion on the step relation, we are in one of three cases.

If the rule used **S-Destruct-Block**, then we know that  $s$  steps to  $s''$  and  $p$  is  $t \bmod T$ .  $(\text{Thread}, T) \vdash t \bmod T$  for any  $t$ , so we can use our inductive hypothesis to conclude that the  $s''$  stepped to by  $s$  is well-typed, as are its environments and memory usage. The **T-Destruct** rule then gives us our desired goal.

The **S-Destruct-Grid** case proceeds similarly, while the **S-Destruct-Done** case is trivial.

- Case **T-Group**

In this case we have by assumption that

$\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_{m'}^{(h, q \cdot n)} \text{group } q \ s \rightsquigarrow s' \dashv_{m''} \eta', \sigma', \Sigma, \Psi', \Phi'$ . We have by our inductive hypothesis that  $s$  steps to  $s''$  at some partition id  $p'$  and  $(h, n) \vdash p'$ , then  $s''$  is well typed, as are the other outputs of that step.

By inversion on the step relation, we are in one of two cases. The **S-Group-Done** case is trivial, so we shall focus on the **S-Group** case. In this case we have that  $s$  steps to  $s''$  at partition id  $p \bmod n$ . It is always the case that  $(h, n) \vdash p \bmod n$  for any  $p$ , so we can use our inductive hypothesis to conclude that  $s''$  is well-typed, as are its output environments and memory usage. From there, it is a simple application of the **T-Group** rule to conclude that  $\text{group } q \ s'$  is well-typed, and to finish the case.

1618 **Thread Synchronization Rules.** These rules are all trivial: with one exception all thread synchronization  
 1619 primitives step to skip without changing environment or memory, and are thus obviously well-typed.  
 1620 **S-Sync-Wait-Spin** does not produce skip, but it steps to the same statement as we already assumed  
 1621 typechecks in the premise of the lemma, so is straightforward nonetheless.

1622 If we wanted to say something about deadlock freedom we'd have more work here, but we aren't  
 1623 doing that, so these rules are easy.

1624 **Asynchrony Rules.**

- Case **T-Async-Partition** In this case we have that  $s$  is well-typed in a context where  $x$  has been renamed into  $y$ , with  $(\text{Thread},1)$  privilege. We also have that  $\Gamma, x:(^{\text{Thread},1}) \tau[]^l \vdash \eta, \sigma, \Sigma$  and  $\Gamma, x:(^{\text{Thread},1}) \tau[]^l \Phi$ .

1629 By inversion, we are in one of three cases.

1630 In the **S-Async-Partition-Done** case, we are done.

1631 In the **S-Async-Partition-Congr** case, our inductive hypothesis gives us that there is some  
 1632  $\Gamma'$  such that  $\Gamma, y:(^{\text{Thread},1}) \text{async } \tau[]^l \subseteq \Gamma'$  and  $\Gamma' \vdash \Phi'$  and  $\Gamma' \vdash \text{rename}(\eta, \sigma, \Sigma, x, y, (\text{Thread},1))$   
 1633 via our well-typed renaming lemma. This lets us use the **T-Async-Partition** rule to check  
 1634 this case, with a choice of  $\Gamma'$  as  $\Gamma, x:(^{\text{Thread},1}) \tau[]^l$ .

1635 In the **S-Async-Partition-Unwind** case, our assumption that  $\Phi$  is well-typed tells us that  
 1636  $\Gamma, y:(^{\text{Thread},1}) \vdash \{ (\text{Thread},1)_m s$ . Thus, we can use the **T-Async-Partition** rule to type this case.

- Case **T-Async-Memcpy**

1638 In this case the statement and environment typing are trivial, we need only to show that the  
 1639 asycn stack remains well typed.

1640 In this case we have that  $x$  and  $y$  have the same type at  $(\text{Thread},1)$ . This is sufficient for us  
 1641 to check  $x = y$  at  $(\text{Thread},1)$ , meaning that adding that instruction to the stack maintains its  
 1642 well-typedness.

- Case **T-Memcpy**

1644 Immediate via use of the **S-Memcpy** rule. We just need to show that the environment remains  
 1645 well typed, which we know via our lemmas about **update** and **get**.

1646 **Memory Rules.**

- Case **T-Decl**

1649 By inversion, we are using **S-Decl** rule for evaluation. Our well-typed expression lemma gives  
 1650 us that  $v$  is well-typed, so it follows from our assumptions and our lemmas about extending  
 1651 environments that the extended  $\eta$  and  $s$  are well-typed by  $\Gamma, x:\pi \tau$ .

- Case **T-Free**

1653 Trivial.

- Case **T-Alloc**

1655 By inversion we are either in the **S-Alloc-Local** or **S-Alloc-Global** rules. In either case, we  
 1656 assume that  $\Gamma, x:\pi \tau[]^l$  checks  $s$ , meaning we can use our extended environment lemmas and  
 1657 the **T-Seq** and **T-Free** rules to check these cases.

- Case **T-Alloc-Shared**

1659 Same as previous case.

- Case **T-Partition**

1661 In this case we have by assumption that  $\Gamma, y:(^{(h,n/c)} \tau[]^l s$  and  $l$  is not local and  $c$  divides  $n$ . By  
 1662 inversion on our step relation we must be in the **S-Partition** case, so we have  $\eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi$   
 1663  $\text{partition}/xycs \sim \text{init}_\psi; s'; \text{dec}_\psi; \text{wait}_\psi \dashv_m \eta', \sigma', \Sigma', \Psi, \Phi$  where  $s' = s[(y + c \cdot p)/y]$  and  
 1664  $(\eta', \sigma', \Sigma') = \text{rename}(\eta, \sigma, \Sigma, x, y, \pi/c)$ . Via our well-typed renaming lemma contexts we know  
 1665 that we can check the renamed environments in the extended environment  $\Gamma, y:\pi/c \tau[]^l, x:\pi$

1667      $\tau[]^l$ , and this context is also sufficient to check  $s'$  (via a substitution-preserves-typing lemma  
 1668     that is obvious). Using the **T-Skip** rule this is exactly what we need to show to complete this  
 1669     case, as the thread sync primitives check trivially via their typing rules.

- 1670     • Case **T-Claim**

1671         Essentially the same as **T-Partition**.

- 1672     • Case **T-Lower**

1673         Essentially the same as **T-Partition**.

1674     *Control Rules.*

- 1675     • Case **T-If**

1676         We have by assumption that **if**  $e$  then  $s_1$  else  $s_2$  steps to some  $s'$ , and by inversion we  
 1677         know that either  $e$  evaluates to **true** and  $s'$  is  $s_1$ , or  $e$  evaluates to **false** and  $s'$  is  $s_2$ .

1678         In either case, our inductive hypotheses is sufficient to tell us that these are well-typed. In  
 1679         particular, in both cases our IHs tell us that the amount of memory used by stepping each  
 1680         branch of the **if** is less than the amount of memory computed by the type system for each  
 1681         branch. Because the whole **if** expression checks using the greater of the memory usage of  $m_1$   
 1682         or  $m_2$  (i.e., the memory usage on each branch), the resulting usage for the whole conditional  
 1683         is also bounded by the type system.

- 1684     • Case **T-Skip**

1685         Trivial: **skip** does not step

- 1686     • Case **T-Seq**

1687         In this case we have that  $s_1$  and  $s_2$  are both well-typed (with  $m_1$  memory and  $m_2$  memory  
 1688         respectively), and  $m = \mathbf{max}(m_1, m_2)$ . We also have by inversion that  $s_1$  either steps to **skip** or  
 1689          $s'_1$ , and our inductive hypothesis tells us that  $s'_1$  is well-typed.

1690         In the former case we can use the **S-Seq-Done** rule to trivially finish the case. In the latter,  
 1691         our IH allows us to finish the case, since  $m_1$  is always  $\leq \mathbf{max}(m_1, m_2)$

- 1692     • Case **T-While**

1693         By inversion, we have that

$$\begin{aligned} & \eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi \text{while } e \text{ do } s \\ & \rightsquigarrow \text{if } e \text{ then } (s; \text{while } e \text{ do } s) \text{ else skip} \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi. \end{aligned}$$

1694         We also have by assumption that  $e$  and  $s$  are well-typed. With this information, through use  
 1695         of the **T-If**, **T-Seq**, **T-While**, and **T-Skip** rules, we can conclude that the result of this rule is  
 1696         also well-typed.

- 1697     • Case **T-Function-Call**

1698         By inversion we have that

$$\begin{aligned} & \eta, \sigma, \Sigma, t, b, p, \Psi, \Phi \vdash_m^\pi f(e_1, \dots, e_n) \\ & \rightsquigarrow \text{call } s \text{ with } (x_i : \pi_i \tau_i \mapsto v_i) @ \{\eta, \sigma, \Sigma, m'\} \dashv_m \eta, \sigma, \Sigma, \Psi, \Phi, \end{aligned}$$

1699         and also that  $\Sigma(f) = \{[x_1 : \tau_1, \dots, x_n : \tau_n], s\}$ , and  $\eta, \sigma, \Sigma, t, b, p \vdash^\pi e_i \Downarrow v_i$ , and  $m' \leq m$ .

1700         We also have from the premises of our case that  $f : \pi \mathbf{Fun}(x_1 : \pi_1 \tau_1, \dots, x_n : \pi_n \tau_n, \pi, m') \in \Gamma$ , and  
 1701          $\Gamma \vdash^\pi e_i : \tau_i$ , and  $m' \leq m$ .

1702         Our lemma for expression well-typedness tells us that that each  $v_i$  is a well-typed value,  
 1703         and our assumption that  $\Gamma \vdash \eta, \sigma, \Sigma$  tells us that  $\Sigma(f)$  is a well-typed function and thus that  
 1704          $\mathbf{fns} \Gamma, x_i : \pi_i \tau_i \vdash_m^\pi s$ . We can take the union of this with  $\Gamma$  to produce  $\Gamma, x_i : \pi_i \tau_i \vdash_m^\pi s$ , which  
 1705         clearly checks  $s$  and the output environments.

□