
Name: Mercury Mcindue ID: 85594505

<u>Instructions</u>: Only neat, <u>hand-written</u> answers will be accepted (except for the sections 7b and 7c where you can use a computer). This homework assignment is **individual**. Use SystemVerilog for your answers.

1. (5%) Draw a schematic of the logic defined in the following Verilog code.

```
module exercise1 (input a, b, c, output y, z); assign\ y = a\ \&\ b\ \&\ c\ |\ a\ \&\ b\ \&\ \sim c\ |\ a\ \&\ \sim b\ \&\ c;
```


endmodule



assign  $z = a \& b \mid \sim a \& \sim b$ ;


2. (5%) Draw a schematic of the logic defined in the following Verilog code.

```
module exercise2 (input \bigcirc [3:0] a, output \bigcirc [1:0] y);
```



3. (5%) Draw a schematic of the logic defined in the following Verilog code.

```
module ex3(input [3:0] a, output y);
    assign y = ^a;
endmodule
```



4. (10%) Write HDL code that implements a multiplexer, 8 input to 1 output, all 32-bit wide.

module MUX8tol (input logic [31:0] X1, input logic [3:0] X2, input logic [3:0] X3, input logic [3:0] X5, input logic [3:0] X5, input logic [3:0] X6, input logic [3:0] X7, input logic [3:0] X8

Input logic [3:0] X3, input logic [3:0] X4, input logic [3:0] X5, input logic [3:0] X6, input logic [3:0] X7, input logic [3:0] X8

```
always_amb begin

asse (chance)

3'6000: y=x1;

3'6000: y=x2;

3'6000: y=x3;

3'6000: y=x5;

3'6100: y=x5;

3'6100: y=x6;

3'6100: y=x6;

3'6110: y=x8;

Actual+: y=32'60;

endasse

end
```

5. (10%) Write HDL code that implements a Priority Encoder with 8 inputs of 1 bit each and 1 output of 3 bits.

module priority\_encoder (input logic xo, input logic x1, input logic x2, input logic x3, input logic x4, input logic x5, input logic x6, input logic x7, adopt logic x7, adopt logic [2:0] y);

**Endmodule** 

- 6. (20%) Write HDL code to synthesize the following circuits:
- a. 8-bit register.

module registit (input logic [7:0] in, input logic </br>

endmodule

9-bit Register with <u>Asynchronous</u> Reset

module asynchreg\_9 (input logic (8:0) in, input logic clk, input logic reset, output logic (8:0) out);

always\_ff @ (pasedge dk or pasedge reset) begin if (reset) aut 
$$\Leftarrow$$
 9'bo; else aut  $\Leftarrow$  in;

end endmodule

c. N-bit Register with Synchronous Reset where N is a parameter

Module Not-sunch-reg #(parameter N=2)(input logic [N-1:0] in, input logic clk, input logic reset, output logic [M-1:0] Out),

always.ff@ (posedge clk) begin 
$$\mbox{if (reset) aut} \Leftarrow \mbox{8N1160};$$
 else aut  $\Leftarrow$  in;

endmodule

```
d. N-bit register with Enable and Asynchronous reset where N is a parameter

module en_Reg. #(parameter N=D( input logic [N+:0] in, input logic en. input logic dk, input logic veset, autput logic [N+:0] aux);

always-ff@(crossage clk or passage veset) begin

if (reset) out < sustwoll;

else if (en) out < in;

else out < sustwoll;

end

end

endmodule

e. 8-bit latch


module lotch_8bit( input logic Ch:0] in, input logic clk, output logic Ch:0] out);

always-lotch
```

if(clk) out (=in;

endmodule

(45%) 7. Look at the diagram below and answer the questions that follow.



The "clr" of Flip-Flops is asynchronous and active high. Note the inversion (circle) on the "C" (clock) input of FDC 1.

- (a) (25%) Write HDL code that will result in the synthesis of this circuit.
- (b) (20%) (use a computer for this section): In Quartus, create a project and synthesize your code (you do not need to do a full compilation, just analysis and synthesis). Submit a simulation showing that your circuit is operating (if you don't understand what it is supposed to do, look at its inputs and outputs and devise a simulation that will cause those inputs and outputs to toggle).
- (c) (10% Bonus) What does the circuit do? What could it be useful for? Explain how it works (an annotated simulation may be helpful, you can use a computer for this section).

(a)																						
(ov)		N. 1	Y - ( -				,								- > .							
	Module	TIP_T	Topco	npu+	lagic	O, 11	npurt (	اهوڙت ه	clr,	input	logic	ζ, α	rtput-	logic (	215							
			alwa	ys- <del>(f</del>					bose	dge (	د)											
					if C	clr)	Q.e	≑0;														
					else	2 Q	. <b>⊂</b> 0 °	;														
	endmodul	e																				
	module h	w_cli	rcuit (	input	t logic	= asy	VC-2	ig i	nput 1	logîc	outcl	k, ou	tput 1	logic (	out_	sync.	.sig)	;				
			logic	vcc=l	;																	
			logic																			
				•																		
			logic ·	fdc1_7	2;																	
			logic																			
			logic .																			
			logic ·																			
			iagic	TOC+_I	,																	
			n. N	N.	Ν.	( 50		0.					C1									
			flip_fli																			
			flip-flo						1													
			Alip_Al																			
			flip_flq	p Alip.	-Hbp(.	. P( <del>U</del> c≇	L <del>(</del> ), .	chrighol	ı>, . ⊂	( ~auto	:lk),	Q( <del>1)</del> (4.	));									
			assign o	xut_syn	ıc-sig :	= <del>[]</del>  c3	4;															
	endr	<b>nodule</b>																				



in-case, file worn't submitted

flip\_flop... B O

The circuit result above shows that it catches signals that are not even in the clock cycle. Even though a delay might exist it produces synchronous signals despite that they were inputted as an asynchronous signal. The difference shows that if async\_sig went high within the cycle of the clock when it is high (check the red circle), the output signal is produced two cycles later. However, when async\_sig is high outside of the clock cycle (went the clock goes high) the output signal is produced one cycle later. Therefore, we can see that the circuit produces synchronized signals with an asynchronous input signal by producing a slight delay.

I believe such a signal could be useful in mixed signal systems. Synchronization circuits can acts as an interface that allows processing and integration of analog and digital information in a coordinated manner. Also in communication systems, synchronization circuits allow synchronizing data streams between nodes or devices that share different clock domains. This ensures that data is properly aligned, timed and interpreted by systems consisting the whole system.